{"id":"https://openalex.org/W2954892096","doi":"https://doi.org/10.1109/tvlsi.2019.2920910","title":"A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications","display_name":"A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications","publication_year":2019,"publication_date":"2019-06-26","ids":{"openalex":"https://openalex.org/W2954892096","doi":"https://doi.org/10.1109/tvlsi.2019.2920910","mag":"2954892096"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2920910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2920910","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062317764","display_name":"Seong Jin Yun","orcid":"https://orcid.org/0000-0001-6542-5884"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Seong Jin Yun","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6542-5884","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020548776","display_name":"Jiseong Lee","orcid":"https://orcid.org/0000-0002-8747-0624"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jiseong Lee","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-8747-0624","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046492541","display_name":"Yun Chan Im","orcid":"https://orcid.org/0000-0001-9187-9169"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yun Chan Im","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-9187-9169","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025779988","display_name":"Yong Sin Kim","orcid":"https://orcid.org/0000-0002-6177-1496"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yong Sin Kim","raw_affiliation_strings":["School of Electrical Engineering, Korea University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6177-1496","affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062317764"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.6978,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.67866433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"27","issue":"10","first_page":"2237","last_page":"2245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7244908213615417},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.6467750668525696},{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"Low-dropout regulator","score":0.6420134902000427},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5695419311523438},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5687239170074463},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.519029974937439},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4821071922779083},{"id":"https://openalex.org/keywords/burst-mode","display_name":"Burst mode (computing)","score":0.45047175884246826},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.4488985538482666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4215964674949646},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.41598227620124817},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.41310253739356995},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.4092733860015869},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36683979630470276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3665531873703003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34268322587013245},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3046167194843292},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.286141574382782},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.28082510828971863},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.08001893758773804}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7244908213615417},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.6467750668525696},{"id":"https://openalex.org/C140501009","wikidata":"https://www.wikidata.org/wiki/Q6692746","display_name":"Low-dropout regulator","level":5,"score":0.6420134902000427},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5695419311523438},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5687239170074463},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.519029974937439},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4821071922779083},{"id":"https://openalex.org/C2779760598","wikidata":"https://www.wikidata.org/wiki/Q1017053","display_name":"Burst mode (computing)","level":2,"score":0.45047175884246826},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.4488985538482666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4215964674949646},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.41598227620124817},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.41310253739356995},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.4092733860015869},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36683979630470276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3665531873703003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34268322587013245},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3046167194843292},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.286141574382782},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.28082510828971863},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.08001893758773804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2920910","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2920910","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5839866387","display_name":null,"funder_award_id":"10073185","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"},{"id":"https://openalex.org/G74522363","display_name":null,"funder_award_id":"KEPCO-2017-11","funder_id":"https://openalex.org/F4320326258","funder_display_name":"Korea Electric Power Corporation"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320326258","display_name":"Korea Electric Power Corporation","ror":"https://ror.org/04fperw70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2031283182","https://openalex.org/W2038551933","https://openalex.org/W2040527379","https://openalex.org/W2057529353","https://openalex.org/W2066956739","https://openalex.org/W2066958141","https://openalex.org/W2068287549","https://openalex.org/W2086284897","https://openalex.org/W2167017502","https://openalex.org/W2217616241","https://openalex.org/W2290232850","https://openalex.org/W2303319543","https://openalex.org/W2343518286","https://openalex.org/W2344336685","https://openalex.org/W2551461123","https://openalex.org/W2554073115","https://openalex.org/W2593073395","https://openalex.org/W2598754932","https://openalex.org/W2625638002","https://openalex.org/W2770079565","https://openalex.org/W6704563048"],"related_works":["https://openalex.org/W2371498377","https://openalex.org/W2370995213","https://openalex.org/W4366165321","https://openalex.org/W1982997428","https://openalex.org/W4282007662","https://openalex.org/W2044172536","https://openalex.org/W2359329396","https://openalex.org/W1849967185","https://openalex.org/W2017190659","https://openalex.org/W4303419178"],"abstract_inverted_index":{"Conventional":[0],"capless":[1,51],"digital":[2],"low-dropout":[3],"(DLDO)":[4],"regulators":[5],"adopt":[6],"either":[7],"a":[8,19,50,55,134],"high-speed":[9],"clock":[10,67],"or":[11],"the":[12,16,27,30,36,69,73,111],"burst":[13,57,70,75],"mode":[14,71],"at":[15],"expense":[17],"of":[18,29,38,72,110,126],"larger":[20],"quiescent":[21,91,105],"current":[22,106],"in":[23,68,80,99],"order":[24,81],"to":[25,82],"overcome":[26],"degradation":[28],"load":[31,86],"transient":[32,87],"response":[33,88],"caused":[34],"by":[35],"absence":[37],"an":[39,123],"external":[40],"capacitor,":[41],"which":[42],"causes":[43],"high":[44],"power":[45,61],"consumption.":[46],"In":[47],"this":[48],"paper,":[49],"DLDO":[52,95,113],"regulator":[53,96,114],"with":[54,122],"self-clocking":[56],"logic":[58,76],"for":[59],"ultralow":[60],"applications":[62],"is":[63,77,97],"proposed.":[64],"The":[65,93,104],"selfgenerated":[66],"proposed":[74,94,112],"activated":[78],"temporally":[79],"achieve":[83],"both":[84],"faster":[85],"and":[89,107,118],"lower":[90],"current.":[92],"implemented":[98],"14-nm":[100],"FinFET":[101],"CMOS":[102],"technology.":[103],"figure-of-merit":[108],"(FoM)":[109],"are":[115],"0.69":[116],"\u03bcA":[117],"0.097":[119],"ps,":[120],"respectively,":[121],"active":[124],"area":[125],"0.0035":[127],"mm":[128],"<sup":[129],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[131],",":[132],"excluding":[133],"0.1-nF":[135],"integrated":[136],"output":[137],"capacitor.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}