{"id":"https://openalex.org/W2944442872","doi":"https://doi.org/10.1109/tvlsi.2019.2910579","title":"Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization","display_name":"Design Rule Evaluation Framework Using Automatic Cell Layout Generator for Design Technology Co-Optimization","publication_year":2019,"publication_date":"2019-05-08","ids":{"openalex":"https://openalex.org/W2944442872","doi":"https://doi.org/10.1109/tvlsi.2019.2910579","mag":"2944442872"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2910579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2910579","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091116836","display_name":"Kyeongrok Jo","orcid":"https://orcid.org/0000-0002-2270-5007"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyeongrok Jo","raw_affiliation_strings":["School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-2270-5007","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033324399","display_name":"Seyong Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seyong Ahn","raw_affiliation_strings":["Memory Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028982056","display_name":"Jungho Do","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungho Do","raw_affiliation_strings":["Foundry Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Foundry Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025919348","display_name":"Taejoong Song","orcid":"https://orcid.org/0000-0003-2752-3138"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taejoong Song","raw_affiliation_strings":["Foundry Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-2752-3138","affiliations":[{"raw_affiliation_string":"Foundry Business, Samsung Electronics Co., Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049474875","display_name":"Taewhan Kim","orcid":"https://orcid.org/0000-0002-6114-3772"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taewhan Kim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-6114-3772","affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015760089","display_name":"Kyu-Myung Choi","orcid":"https://orcid.org/0000-0001-8153-8344"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyumyung Choi","raw_affiliation_strings":["School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3007,"has_fulltext":false,"cited_by_count":40,"citation_normalized_percentile":{"value":0.88608938,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"27","issue":"8","first_page":"1933","last_page":"1946"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6125423312187195},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6045010685920715},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48274558782577515},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.47649234533309937},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.43577560782432556},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4229249358177185},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33733314275741577},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33498600125312805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30382800102233887},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.29439204931259155},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2408396601676941},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23258018493652344},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22930052876472473},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1374014914035797},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.11845597624778748},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09312725067138672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6125423312187195},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6045010685920715},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48274558782577515},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.47649234533309937},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43577560782432556},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4229249358177185},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33733314275741577},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33498600125312805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30382800102233887},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.29439204931259155},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2408396601676941},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23258018493652344},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22930052876472473},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1374014914035797},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.11845597624778748},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09312725067138672},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2019.2910579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2910579","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/198185","is_oa":false,"landing_page_url":"https://hdl.handle.net/10371/198185","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1979716542","https://openalex.org/W1984941987","https://openalex.org/W1993181199","https://openalex.org/W2009815534","https://openalex.org/W2013251580","https://openalex.org/W2020646752","https://openalex.org/W2042290443","https://openalex.org/W2051145782","https://openalex.org/W2052822829","https://openalex.org/W2089790389","https://openalex.org/W2090613474","https://openalex.org/W2124919317","https://openalex.org/W2126480080","https://openalex.org/W2153580689","https://openalex.org/W2156916628","https://openalex.org/W2169652762","https://openalex.org/W2345887424","https://openalex.org/W2438490186","https://openalex.org/W2769815858","https://openalex.org/W2790462691","https://openalex.org/W3142820954","https://openalex.org/W3149318025","https://openalex.org/W4242622902","https://openalex.org/W4244318636","https://openalex.org/W4246632657","https://openalex.org/W4254569978","https://openalex.org/W6663468512"],"related_works":["https://openalex.org/W162881505","https://openalex.org/W2155551567","https://openalex.org/W161665907","https://openalex.org/W4237707612","https://openalex.org/W2166711908","https://openalex.org/W2566450552","https://openalex.org/W2104932323","https://openalex.org/W2058646272","https://openalex.org/W2093366445","https://openalex.org/W2095756882"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,139],"complete":[4],"and":[5,29,40,47,102,134,168,176],"full":[6],"automation":[7],"framework":[8,34,68,121,166],"of":[9,18,38,49,64,77,111,141],"evaluating":[10],"design":[11,19],"rules":[12],"(DRs)":[13],"to":[14,90,130,146,161],"facilitate":[15],"the":[16,36,42,45,55,61,71,93,108,118,127,170],"process":[17,95,129],"technology":[20],"co-optimization":[21],"(DTCO),":[22],"which":[23],"is":[24],"highly":[25],"demanded":[26],"in":[27,156],"14-nm":[28],"beyond":[30],"technologies.":[31],"Our":[32],"proposed":[33,151],"explores":[35,167],"changes":[37],"DRs":[39,175],"evaluates":[41],"impacts":[43],"on":[44],"number":[46],"types":[48],"DR":[50,66,119],"violations":[51],"as":[52,54],"well":[53],"resulting":[56],"cell/chip":[57],"layout":[58,74,84,115],"area.":[59],"Precisely,":[60],"core":[62],"engine":[63],"our":[65,112,150,165],"evaluation":[67,120],"for":[69,81],"DTCO,":[70],"automatic":[72,113],"cell":[73,83,114],"generator,":[75],"consists":[76],"key":[78],"enabling":[79,152],"techniques":[80,153],"standard":[82],"optimization.":[85],"They":[86],"are":[87,154],"integrated":[88],"coherently":[89],"seamlessly":[91],"support":[92],"advanced":[94],"technologies":[96],"using":[97],"FinFET":[98],"transistors,":[99],"complex":[100],"DRs,":[101],"double":[103],"patterning":[104],"(DP)":[105],"lithography.":[106],"Also,":[107],"tight":[109],"integration":[110],"generation":[116],"into":[117],"with":[122],"diverse":[123],"analysis":[124],"features":[125],"enables":[126],"DTCO":[128,171],"be":[131],"much":[132,149],"faster":[133],"more":[135],"efficient.":[136],"We":[137],"provide":[138],"set":[140],"experimental":[142],"data":[143],"not":[144],"only":[145],"show":[147,162],"how":[148,163],"effective":[155],"optimizing":[157],"layouts":[158],"but":[159],"also":[160],"effectively":[164],"analyzes":[169],"parameters":[172],"(e.g.,":[173],"ground":[174],"DP":[177],"DRs).":[178]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}