{"id":"https://openalex.org/W2945598212","doi":"https://doi.org/10.1109/tvlsi.2019.2906820","title":"Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows","display_name":"Exploiting Hardware Unobservability for Low-Power Design and Safety Analysis in Formal Verification-Driven Design Flows","publication_year":2019,"publication_date":"2019-05-21","ids":{"openalex":"https://openalex.org/W2945598212","doi":"https://doi.org/10.1109/tvlsi.2019.2906820","mag":"2945598212"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2906820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2906820","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002670917","display_name":"Shrinidhi Udupi","orcid":"https://orcid.org/0000-0002-3683-0888"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Shrinidhi Udupi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007431419","display_name":"Joakim Urdahl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162339","display_name":"Nordic Semiconductor (Norway)","ror":"https://ror.org/05akpxs80","country_code":"NO","type":"company","lineage":["https://openalex.org/I4210162339"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Joakim Urdahl","raw_affiliation_strings":["Nordic Semiconductor, Oslo, Norway"],"affiliations":[{"raw_affiliation_string":"Nordic Semiconductor, Oslo, Norway","institution_ids":["https://openalex.org/I4210162339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047920654","display_name":"Dominik Stoffel","orcid":"https://orcid.org/0000-0002-8180-9738"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Dominik Stoffel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066184879","display_name":"Wolfgang Kunz","orcid":"https://orcid.org/0000-0002-6612-2946"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Kunz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Technische Universit\u00e4t Kaiserslautern, Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002670917"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.44070644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"27","issue":"6","first_page":"1262","last_page":"1275"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5686682462692261},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.508054256439209},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44986486434936523},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.43700140714645386},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4339512586593628},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4284452199935913},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41328683495521545},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.244810551404953},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.17460989952087402},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0991029143333435}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5686682462692261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.508054256439209},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44986486434936523},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.43700140714645386},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4339512586593628},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4284452199935913},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41328683495521545},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.244810551404953},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17460989952087402},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0991029143333435},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2906820","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2906820","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.800000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1965953351","https://openalex.org/W1968029379","https://openalex.org/W1984164503","https://openalex.org/W1986558678","https://openalex.org/W2001575960","https://openalex.org/W2014309790","https://openalex.org/W2054368274","https://openalex.org/W2082321038","https://openalex.org/W2108681270","https://openalex.org/W2111423786","https://openalex.org/W2119060381","https://openalex.org/W2119765938","https://openalex.org/W2126023931","https://openalex.org/W2134885745","https://openalex.org/W2137564865","https://openalex.org/W2164242767","https://openalex.org/W2165097265","https://openalex.org/W2168285659","https://openalex.org/W2182130297","https://openalex.org/W2296445708","https://openalex.org/W2402665206","https://openalex.org/W2402898942","https://openalex.org/W2491385276","https://openalex.org/W2597708123","https://openalex.org/W2790841501","https://openalex.org/W3138612623","https://openalex.org/W3140192626","https://openalex.org/W3140585965","https://openalex.org/W3150683616","https://openalex.org/W4233983565","https://openalex.org/W4245951436","https://openalex.org/W4247771894","https://openalex.org/W4248229502","https://openalex.org/W4249144718","https://openalex.org/W4250247110","https://openalex.org/W6676650555","https://openalex.org/W6676816007","https://openalex.org/W6678431773","https://openalex.org/W6713318838","https://openalex.org/W6713411876","https://openalex.org/W6748661071"],"related_works":["https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W2135756607","https://openalex.org/W1922520186","https://openalex.org/W1946493810","https://openalex.org/W4255789569","https://openalex.org/W2391979747","https://openalex.org/W2981877881"],"abstract_inverted_index":{"Formal":[0],"techniques":[1,148,214],"for":[2,96,215],"the":[3,14,62,97,101,111,118,151,166,169,202,205,222,239],"functional":[4,27],"verification":[5,75],"of":[6,35,54,100,122,153,168,204,229,238],"System-on-Chip":[7],"(SoC)":[8],"hardware":[9],"have":[10],"matured":[11],"significantly":[12],"over":[13],"last":[15],"years.":[16],"They":[17,41],"can":[18,42,76,120,181],"penetrate":[19],"deeply":[20],"into":[21,79],"a":[22,45,55,80,133,189,227],"design":[23,31,56,102,119,129,138],"to":[24,125,149,164,172,188,197],"exhibit":[25],"complex":[26],"dependencies":[28],"between":[29,49,232],"various":[30],"components":[32],"in":[33,117,136,208],"terms":[34],"detailed":[36],"logical":[37],"and":[38,57,86,103,141,163,192,218,234],"temporal":[39],"relationships.":[40],"also":[43],"provide":[44],"well-defined":[46],"formal":[47,74,161],"relationship":[48],"an":[50,173],"abstract":[51,174],"system":[52,175,190],"model":[53],"its":[58],"concrete":[59],"implementation":[60],"at":[61,88],"register-transfer":[63],"level":[64],"(RTL).":[65],"This":[66,145],"paper":[67,146,212],"shows":[68],"how":[69],"such":[70],"knowledge":[71],"available":[72],"from":[73],"be":[77,121],"\u201ccondensed\u201d":[78],"database":[81],"that":[82,110,131],"stores":[83],"all":[84],"registers":[85],"flip-flops,":[87],"which":[89,183,193],"time":[90],"points":[91],"they":[92,105],"are":[93,106,194],"actually":[94],"relevant":[95],"correct":[98],"behavior":[99],"when":[104],"not.":[107],"We":[108],"show":[109],"comprehensive":[112],"information":[113],"on":[114,236],"temporary":[115],"unobservabilities":[116],"great":[123],"value":[124],"reach":[126],"two":[127],"nonfunctional":[128],"goals":[130],"play":[132],"dominant":[134],"role":[135],"many":[137],"flows:":[139],"safety":[140],"low":[142],"power":[143,209,219,230,242],"consumption.":[144],"presents":[147,213],"assess":[150],"effects":[152],"soft":[154,184],"errors":[155,185],"by":[156],"single-event":[157],"upsets":[158],"(SEUs)":[159],"with":[160],"precision":[162],"relate":[165],"results":[167],"proposed":[170,206],"analysis":[171,180],"model.":[176],"For":[177,201,221],"example,":[178],"our":[179],"determine":[182],"may":[186],"lead":[187],"\u201ccrash\u201d":[191],"guaranteed":[195],"not":[196],"cause":[198],"any":[199],"harm.":[200],"application":[203],"approach":[207],"optimization,":[210],"this":[211],"clock":[216],"gating":[217],"gating.":[220],"examined":[223],"designs,":[224],"we":[225],"observe":[226],"reduction":[228],"consumption":[231],"10%":[233],"50%":[235],"top":[237],"state-of-the-art":[240],"commercial":[241],"synthesis.":[243]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}