{"id":"https://openalex.org/W2935559025","doi":"https://doi.org/10.1109/tvlsi.2019.2904197","title":"A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM","display_name":"A Comprehensive Framework for Parametric Failure Modeling and Yield Analysis of STT-MRAM","publication_year":2019,"publication_date":"2019-03-26","ids":{"openalex":"https://openalex.org/W2935559025","doi":"https://doi.org/10.1109/tvlsi.2019.2904197","mag":"2935559025"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2904197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2904197","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062615676","display_name":"Sarath Mohanachandran Nair","orcid":"https://orcid.org/0000-0003-1177-8291"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sarath Mohanachandran Nair","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0003-1177-8291","affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090692955","display_name":"Rajendra Bishnoi","orcid":"https://orcid.org/0000-0002-0516-7112"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rajendra Bishnoi","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":"https://orcid.org/0000-0002-0516-7112","affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi B. Tahoori","raw_affiliation_strings":["Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chair of Dependable Nano Computing (CDNC), Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2109,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.79400502,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":"7","first_page":"1697","last_page":"1710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7640147805213928},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6643776893615723},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6214686632156372},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5473109483718872},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5383424162864685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4817824065685272},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4781697392463684},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46314215660095215},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.43857383728027344},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.430753618478775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2992325723171234},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2785692811012268},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.27365511655807495},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.1839631199836731},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14538756012916565},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09983858466148376},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09265637397766113}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7640147805213928},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6643776893615723},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6214686632156372},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5473109483718872},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5383424162864685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4817824065685272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4781697392463684},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46314215660095215},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.43857383728027344},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.430753618478775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2992325723171234},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2785692811012268},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.27365511655807495},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.1839631199836731},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14538756012916565},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09983858466148376},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09265637397766113},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2904197","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2904197","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":45,"referenced_works":["https://openalex.org/W1987072014","https://openalex.org/W1988431200","https://openalex.org/W1995907986","https://openalex.org/W2003243790","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2015723387","https://openalex.org/W2016073777","https://openalex.org/W2019378533","https://openalex.org/W2038079748","https://openalex.org/W2040579068","https://openalex.org/W2096581954","https://openalex.org/W2096607693","https://openalex.org/W2103841677","https://openalex.org/W2110134128","https://openalex.org/W2116344741","https://openalex.org/W2117648153","https://openalex.org/W2119482888","https://openalex.org/W2140823559","https://openalex.org/W2148394909","https://openalex.org/W2150283124","https://openalex.org/W2155551886","https://openalex.org/W2157587823","https://openalex.org/W2167903456","https://openalex.org/W2217106244","https://openalex.org/W2237390331","https://openalex.org/W2323009761","https://openalex.org/W2337180699","https://openalex.org/W2536416415","https://openalex.org/W2543205889","https://openalex.org/W2562178221","https://openalex.org/W2612472683","https://openalex.org/W2747816535","https://openalex.org/W2757632807","https://openalex.org/W2764015484","https://openalex.org/W2793546929","https://openalex.org/W2798578894","https://openalex.org/W2798861559","https://openalex.org/W3101294684","https://openalex.org/W3105500088","https://openalex.org/W4232132130","https://openalex.org/W4239237187","https://openalex.org/W4244308886","https://openalex.org/W6677325608","https://openalex.org/W6677993950"],"related_works":["https://openalex.org/W1855495706","https://openalex.org/W2090864875","https://openalex.org/W2027487876","https://openalex.org/W4283736467","https://openalex.org/W2374501422","https://openalex.org/W2384825482","https://openalex.org/W2969769202","https://openalex.org/W2017174041","https://openalex.org/W305264042","https://openalex.org/W2093862902"],"abstract_inverted_index":{"The":[0,146,174],"spin-transfer":[1],"torque":[2],"magnetic":[3,106],"random":[4],"access":[5],"memory":[6,11,39,99],"(STT-MRAM)":[7],"is":[8,53],"an":[9,97,170],"emerging":[10],"technology":[12,44],"with":[13],"several":[14],"distinctive":[15],"advantages":[16],"such":[17],"as":[18,31,42,67,138,140],"nonvolatility,":[19],"high":[20],"density,":[21],"scalability,":[22],"and":[23,90,105,154,181,188],"almost":[24],"unlimited":[25],"endurance.":[26],"It":[27],"is,":[28],"therefore,":[29],"seen":[30],"a":[32],"promising":[33],"candidate":[34],"to":[35,49,64,69,85,158,202,205,208],"replace":[36],"conventional":[37],"on-chip":[38],"technologies.":[40],"However,":[41],"the":[43,74,94,108,125,132,141,156,160,178,185,189,195,210],"scales,":[45],"yield":[46,182],"loss":[47],"due":[48],"extreme":[50],"parametric":[51,75,127],"variations":[52,76,115],"becoming":[54],"increasingly":[55],"important":[56],"for":[57,169],"STT-MRAM":[58,78,98,112,130],"because":[59],"of":[60,102,129,143,162,165,198],"its":[61,80],"higher":[62],"sensitivity":[63],"process":[65],"variation":[66],"compared":[68],"CMOS":[70,104],"memories.":[71],"In":[72,120],"addition,":[73],"in":[77,93,111,116,192],"exacerbate":[79],"stochastic":[81],"switching":[82],"behavior,":[83],"leading":[84],"both":[86,103,117],"test":[87],"time":[88],"fails":[89],"reliability":[91],"failures":[92,110,128],"field.":[95],"Since":[96],"array":[100],"consists":[101],"components,":[107],"system-level":[109,126],"depend":[113,183],"on":[114,184],"these":[118],"components.":[119,145],"this":[121],"paper,":[122],"we":[123],"model":[124],"considering":[131],"spatial":[133],"correlation":[134,186],"among":[135],"bit":[136],"cells":[137],"well":[139],"impact":[142],"peripheral":[144],"proposed":[147],"approach":[148],"provides":[149],"realistic":[150],"fault":[151,179],"distribution":[152,180],"maps":[153],"equips":[155],"designer":[157],"investigate":[159],"efficacy":[161],"different":[163],"combinations":[164],"defect":[166,199],"tolerance":[167,200],"techniques":[168],"effective":[171],"design-for-yield":[172],"exploration.":[173],"results":[175],"show":[176],"that":[177],"coefficient":[187],"temperature,":[190],"which,":[191],"turn,":[193],"determine":[194],"correct":[196],"choice":[197],"scheme":[201],"be":[203],"adopted":[204],"mitigate":[206],"them":[207],"improve":[209],"yield.":[211]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}