{"id":"https://openalex.org/W2929407385","doi":"https://doi.org/10.1109/tvlsi.2019.2903980","title":"PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration","display_name":"PR-TCAM: Efficient TCAM Emulation on Xilinx FPGAs Using Partial Reconfiguration","publication_year":2019,"publication_date":"2019-03-29","ids":{"openalex":"https://openalex.org/W2929407385","doi":"https://doi.org/10.1109/tvlsi.2019.2903980","mag":"2929407385"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2903980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2903980","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Departamento de Ingenier\u00eda Inform\u00e1tica, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-2540-5234","affiliations":[{"raw_affiliation_string":"Departamento de Ingenier\u00eda Inform\u00e1tica, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I34478861","display_name":"Sir Syed University of Engineering and Technology","ror":"https://ror.org/02n4kqn31","country_code":"PK","type":"education","lineage":["https://openalex.org/I34478861"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sir Syed CASE Institute of Technology, Islamabad, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-4770-4967","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sir Syed CASE Institute of Technology, Islamabad, Pakistan","institution_ids":["https://openalex.org/I34478861"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I4210099310","display_name":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni","ror":"https://ror.org/0182a5n39","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210099310"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Tor Vergata Research Unit, Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3626-6404","affiliations":[{"raw_affiliation_string":"Tor Vergata Research Unit, Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy","institution_ids":["https://openalex.org/I4210099310"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.1701,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.97024563,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"27","issue":"8","first_page":"1952","last_page":"1956"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9771999716758728,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7386845350265503},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6833672523498535},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5852065086364746},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.542323887348175},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4888402819633484},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.4824538826942444},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3295878767967224},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1213032603263855}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7386845350265503},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6833672523498535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5852065086364746},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.542323887348175},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4888402819633484},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.4824538826942444},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3295878767967224},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1213032603263855},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2903980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2903980","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2932384723","display_name":null,"funder_award_id":"TEC2016-80339-R","funder_id":"https://openalex.org/F4320323737","funder_display_name":"Ministerio de Ciencia y Tecnolog\u00eda"},{"id":"https://openalex.org/G3453447965","display_name":null,"funder_award_id":"P2018/TCS-4496","funder_id":"https://openalex.org/F4320325116","funder_display_name":"Consejer\u00eda de Educaci\u00f3n, Juventud y Deporte, Comunidad de Madrid"}],"funders":[{"id":"https://openalex.org/F4320323737","display_name":"Ministerio de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320325116","display_name":"Consejer\u00eda de Educaci\u00f3n, Juventud y Deporte, Comunidad de Madrid","ror":"https://ror.org/038tahs86"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1996635038","https://openalex.org/W2006115588","https://openalex.org/W2040882418","https://openalex.org/W2052793574","https://openalex.org/W2062143991","https://openalex.org/W2134519279","https://openalex.org/W2140025163","https://openalex.org/W2204834409","https://openalex.org/W2561621772","https://openalex.org/W2678723747","https://openalex.org/W2760769382","https://openalex.org/W2808484818","https://openalex.org/W2963577414","https://openalex.org/W4239721110","https://openalex.org/W4253731216"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Modern":[0],"field-programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"provide":[5,44],"a":[6,131,139,147,192,213,253,281],"vast":[7],"amount":[8],"of":[9,83,130,138,146,195,215,226,232,241,272,285,295,325],"logic":[10,204,234],"resources":[11,205,235,288],"that":[12,112,137,145,161,310,336,343],"can":[13,89,99,312],"be":[14,90,100,188],"used":[15,114,169,189],"to":[16,24,156,164,179,217,255,279,303],"implement":[17],"complex":[18,135,159],"systems":[19],"while":[20,289],"providing":[21],"the":[22,26,45,128,157,196,203,208,230,233,239,242,248,270,286,291,307,323,327,330],"flexibility":[23],"modify":[25],"design":[27],"once":[28],"deployed.":[29],"This":[30,153],"makes":[31],"them":[32,184,227],"attractive":[33],"for":[34,49,72,332],"software-defined":[35],"networks":[36],"(SDNs)":[37],"applications,":[38,51,173],"and,":[39],"in":[40,170,191,316,329],"fact,":[41],"most":[42],"vendors":[43],"building":[46],"blocks":[47,111,182,245],"needed":[48,71],"those":[50],"which":[52],"include":[53,180],"basic":[54],"packet":[55],"classification":[56],"functions":[57,74],"such":[58,75,121],"as":[59,76,102,107,122,185],"exact":[60],"match,":[61,64],"longest":[62],"prefix":[63],"and":[65,142,236,276,293,306],"match":[66,86],"with":[67,87],"wildcards.":[68],"Those":[69],"are":[70,113,133,168,200],"different":[73,172],"routing,":[77],"security":[78],"filtering,":[79],"monitoring":[80],"or":[81,106],"quality":[82],"service.":[84],"The":[85,264,297],"wildcards":[88],"done":[91],"using":[92,202],"ternary":[93],"content":[94,149],"addressable":[95,150],"memories":[96],"(TCAMs).":[97],"TCAMs":[98,199,219,258],"implemented":[101],"independent":[103],"standalone":[104],"devices":[105],"Internet":[108],"Protocol":[109],"(IP)":[110],"inside":[115,183,207],"networking":[116],"application-specific":[117],"integrated":[118],"circuits":[119],"(ASICs)":[120],"switching":[123],"ICs.":[124],"In":[125,210,250,319],"both":[126],"cases,":[127],"cells":[129],"TCAM":[132,181,333],"more":[134,158,282],"than":[136,144],"normal":[140],"memory":[141,151,244],"also":[143],"binary":[148],"(CAMs).":[152],"is":[154,262,267,337],"due":[155],"matching":[160],"they":[162,186],"need":[163],"implement.":[165],"As":[166],"FPGAs":[167,221,261],"many":[171],"it":[174,311,321],"does":[175],"not":[176,338],"make":[177],"sense":[178],"would":[187],"only":[190],"small":[193],"fraction":[194],"systems.":[197],"Therefore,":[198],"emulated":[201],"available":[206,246],"FPGA.":[209,249],"recent":[211],"years,":[212],"number":[214],"schemes":[216],"emulate":[218,257],"on":[220,229,238,247,259,269],"have":[222],"been":[223,301],"proposed,":[224],"some":[225],"based":[228,268],"use":[231,240,271,284,324,344],"others":[237],"embedded":[243],"this":[251],"brief,":[252],"technique":[254],"efficiently":[256],"Xilinx":[260],"presented.":[263],"proposed":[265,298],"scheme":[266,299],"lookup":[273],"tables":[274],"(LUTs)":[275],"partial":[277],"reconfiguration":[278],"achieve":[280,313],"effective":[283],"FPGA":[287],"supporting":[290],"addition":[292],"removal":[294],"rules.":[296],"has":[300],"compared":[302],"existing":[304,341],"implementations":[305],"results":[308],"show":[309],"significant":[314],"savings":[315],"resource":[317],"usage.":[318],"addition,":[320],"enables":[322],"all":[326],"LUTs":[328],"device":[331],"implementation,":[334],"something":[335],"supported":[339],"by":[340],"approaches":[342],"LUTRAMs.":[345]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}