{"id":"https://openalex.org/W2924877344","doi":"https://doi.org/10.1109/tvlsi.2019.2902503","title":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","display_name":"Reconfiguration in Source-Synchronous Receivers for Short-Reach Parallel Optical Links","publication_year":2019,"publication_date":"2019-03-19","ids":{"openalex":"https://openalex.org/W2924877344","doi":"https://doi.org/10.1109/tvlsi.2019.2902503","mag":"2924877344"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2019.2902503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2902503","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101859565","display_name":"Christopher Williams","orcid":"https://orcid.org/0000-0002-3910-7070"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Christopher Williams","raw_affiliation_strings":["Elenion Technologies, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Elenion Technologies, New York, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079729373","display_name":"Diaaeldin Abdelrahman","orcid":"https://orcid.org/0000-0003-2179-2062"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Diaaeldin Abdelrahman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002217587","display_name":"Xiangdong Jia","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiangdong Jia","raw_affiliation_strings":["AnalogX Inc., Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"AnalogX Inc., Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035572818","display_name":"Abdullah Ibn Abbas","orcid":"https://orcid.org/0000-0002-1866-7845"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Abdullah Ibn Abbas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091112180","display_name":"Odile Liboiron-Ladouceur","orcid":"https://orcid.org/0000-0001-6238-5346"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Odile Liboiron-Ladouceur","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059648203","display_name":"Glenn Cowan","orcid":"https://orcid.org/0000-0003-0889-6633"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Glenn E. R. Cowan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5101859565"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.52991198,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"27","issue":"7","first_page":"1548","last_page":"1560"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7121018171310425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6425341367721558},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5673317909240723},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5113982558250427},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48837965726852417},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47349295020103455},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.45058673620224},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.414470374584198},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39548638463020325},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.3695327937602997},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31819769740104675},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21762284636497498},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1285250186920166}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7121018171310425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6425341367721558},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5673317909240723},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5113982558250427},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48837965726852417},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47349295020103455},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.45058673620224},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.414470374584198},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39548638463020325},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3695327937602997},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31819769740104675},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21762284636497498},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1285250186920166}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2019.2902503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2019.2902503","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"},{"id":"https://openalex.org/F4320321588","display_name":"Concordia University","ror":"https://ror.org/0420zvk78"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W405931335","https://openalex.org/W1671757968","https://openalex.org/W1894198475","https://openalex.org/W1964624196","https://openalex.org/W1974511088","https://openalex.org/W1983904903","https://openalex.org/W1985342807","https://openalex.org/W2019563041","https://openalex.org/W2043995921","https://openalex.org/W2068115465","https://openalex.org/W2091622776","https://openalex.org/W2103242098","https://openalex.org/W2109524860","https://openalex.org/W2110286059","https://openalex.org/W2115791119","https://openalex.org/W2120200547","https://openalex.org/W2144062130","https://openalex.org/W2148082913","https://openalex.org/W2154966820","https://openalex.org/W2155236300","https://openalex.org/W2163544529","https://openalex.org/W2172802475","https://openalex.org/W2220870060","https://openalex.org/W2293453715","https://openalex.org/W2319796009","https://openalex.org/W2323094933","https://openalex.org/W2325677247","https://openalex.org/W2329897748","https://openalex.org/W2339229134","https://openalex.org/W2482530661","https://openalex.org/W2504249561","https://openalex.org/W2625981428","https://openalex.org/W2766817844","https://openalex.org/W2792064794","https://openalex.org/W2798843344","https://openalex.org/W3141879987","https://openalex.org/W3150891300","https://openalex.org/W4249088889","https://openalex.org/W6643754231","https://openalex.org/W6650201634","https://openalex.org/W6677121070"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2052455055","https://openalex.org/W2090237663","https://openalex.org/W2158864330","https://openalex.org/W2224788396","https://openalex.org/W2495024767","https://openalex.org/W1989324326","https://openalex.org/W2308963021","https://openalex.org/W1487986186","https://openalex.org/W4200240321"],"abstract_inverted_index":{"This":[0,67],"paper":[1],"presents":[2],"a":[3,25,63,98,106,176],"source-synchronous":[4],"receiver":[5,114],"architecture":[6,31,96,122],"for":[7,34,62,71],"use":[8],"in":[9,52,73,86,135],"parallel":[10],"optical":[11,38,60],"links.":[12],"The":[13,30,95,120],"proposed":[14,121],"system":[15],"is":[16,32],"reconfigurable,":[17],"allowing":[18],"any":[19,116],"channel":[20],"to":[21,49,104,115,158],"be":[22,50],"used":[23],"as":[24,175],"clock":[26,47,100,108,113,163],"or":[27],"data":[28,165],"lane.":[29],"designed":[33,134],"mode-division":[35],"multiplexed":[36],"(MDM)":[37],"links":[39],"with":[40,55,170],"forwarded":[41],"clocks":[42],"and":[43,90,147,160,164],"allows":[44],"the":[45,53,56,78,84,93,111,136,156,162,168],"sensitive":[46],"signal":[48,109],"placed":[51],"lane":[54],"least":[57],"amount":[58],"of":[59,131,178],"crosstalk":[61],"given":[64],"photonic":[65],"interconnect.":[66],"configurability,":[68],"which":[69],"accounts":[70],"variation":[72],"integrated":[74],"optics":[75],"by":[76],"leveraging":[77],"more":[79],"robust":[80],"electronic":[81],"chip,":[82],"optimizes":[83],"performance":[85],"electronic/optic":[87],"codesigned":[88],"solutions":[89],"may":[91],"improve":[92],"yield.":[94],"contains":[97],"dynamic":[99],"distribution":[101],"network,":[102],"able":[103],"send":[105],"reference":[107],"from":[110],"chosen":[112],"other":[117],"data-configured":[118],"receiver.":[119],"has":[123],"been":[124],"implemented":[125],"on":[126],"an":[127],"experimental":[128],"chip":[129],"consisting":[130],"two":[132],"receivers":[133],"65-nm":[137],"CMOS":[138],"technology.":[139],"Electrical":[140],"measurements":[141],"at":[142],"8":[143],"Gb/s":[144],"were":[145],"done,":[146],"bit":[148],"error":[149],"rate":[150],"curves":[151],"are":[152],"presented.":[153],"They":[154],"demonstrate":[155],"ability":[157],"swap":[159],"repurpose":[161],"inputs":[166],"between":[167],"receivers,":[169],"similar":[171],"sensitivity":[172],"upon":[173],"reconfiguration":[174],"proof":[177],"concept.":[179]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}