{"id":"https://openalex.org/W2913719236","doi":"https://doi.org/10.1109/tvlsi.2018.2889833","title":"Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures","display_name":"Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures","publication_year":2019,"publication_date":"2019-01-25","ids":{"openalex":"https://openalex.org/W2913719236","doi":"https://doi.org/10.1109/tvlsi.2018.2889833","mag":"2913719236"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2889833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2889833","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036065923","display_name":"hareesh-reddy basireddy","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"hareesh-reddy basireddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051967517","display_name":"Karthikeya challa","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthikeya challa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051431139","display_name":"Tooraj Nikoubin","orcid":"https://orcid.org/0000-0003-1724-3503"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tooraj Nikoubin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-1724-3503","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":null,"apc_paid":null,"fwci":3.9698,"has_fulltext":false,"cited_by_count":69,"citation_normalized_percentile":{"value":0.94237729,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"27","issue":"5","first_page":"1138","last_page":"1147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8459033966064453},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7051427960395813},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6919063329696655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6592894792556763},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6369489431381226},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4670770466327667},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4427371919155121},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35154104232788086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22226625680923462},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18538054823875427},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10329553484916687}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8459033966064453},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7051427960395813},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6919063329696655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6592894792556763},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6369489431381226},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4670770466327667},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4427371919155121},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35154104232788086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22226625680923462},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18538054823875427},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10329553484916687},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2889833","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2889833","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2017962632","https://openalex.org/W2024106453","https://openalex.org/W2046103068","https://openalex.org/W2061521364","https://openalex.org/W2075449300","https://openalex.org/W2077732710","https://openalex.org/W2078264763","https://openalex.org/W2088115909","https://openalex.org/W2094083011","https://openalex.org/W2124278579","https://openalex.org/W2144038159","https://openalex.org/W2155132174","https://openalex.org/W2157024459","https://openalex.org/W2159229333","https://openalex.org/W2340158304","https://openalex.org/W2413473339","https://openalex.org/W2801856978","https://openalex.org/W3103339143","https://openalex.org/W6670013867"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W2183015194","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2170979950","https://openalex.org/W1900707063"],"abstract_inverted_index":{"One":[0],"of":[1,8,12,19,22,28,42,98,102,116,140,171,184],"the":[2,6,17,23,39,62,68,96,117,137,146,172,178],"critical":[3],"issues":[4],"in":[5,153],"advancement":[7],"very":[9],"large":[10],"scale":[11],"integration":[13],"circuit":[14],"design":[15],"is":[16,52,121,193],"estimation":[18],"timing":[20,40,107,138],"behavior":[21,41,108,139],"arithmetic":[24],"circuits.":[25,155],"The":[26,156,190],"concept":[27],"logical":[29,112],"effort":[30,113],"provides":[31],"a":[32,58,103,164],"proficient":[33],"approach":[34],"to":[35,135],"comprehend":[36],"and":[37,74,90,100,105,129,149,158,169,187,198],"assess":[38,136],"circuits":[43,56,66,120,144],"with":[44,57,67],"conventional":[45,111],"CMOS":[46,197],"(C-CMOS)":[47],"structure.":[48,60],"However,":[49],"this":[50,94],"technique":[51,131],"not":[53],"working":[54],"for":[55,84,114,166,182],"hybrid":[59,69,118,141,173],"On":[61],"other":[63],"hand,":[64],"numerous":[65],"structure":[70],"which":[71],"are":[72,161],"faster":[73],"consume":[75],"less":[76],"power":[77],"than":[78],"C-CMOS":[79],"one":[80],"have":[81],"been":[82],"proposed":[83,191],"different":[85],"applications":[86],"such":[87],"as":[88,163],"portable":[89],"IoT":[91],"devices.":[92],"In":[93],"regard,":[95],"necessity":[97],"having":[99],"use":[101],"simple":[104],"efficient":[106,127],"method":[109,192],"like":[110],"analysis":[115,128],"adder":[119,143,174],"inevitable.":[122],"This":[123],"paper":[124],"proposes":[125],"an":[126],"modeling":[130],"that":[132],"enables":[133],"designers":[134],"full":[142],"at":[145],"block":[147],"level":[148],"anticipate":[150],"their":[151],"performance":[152,188],"multistage":[154],"gain":[157],"selection":[159,168],"factor":[160],"introduced":[162],"criterion":[165],"accurate":[167],"optimization":[170],"cells":[175],"measurable":[176],"on":[177],"single":[179],"test":[180],"bench":[181],"management":[183],"energy":[185],"efficiency":[186],"tradeoff.":[189],"investigated":[194],"using":[195],"32-nm":[196],"FinFET":[199],"technologies.":[200]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":14},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":19},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}