{"id":"https://openalex.org/W2904347961","doi":"https://doi.org/10.1109/tvlsi.2018.2883923","title":"FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs","display_name":"FPGA-SPICE: A Simulation-Based Architecture Evaluation Framework for FPGAs","publication_year":2018,"publication_date":"2018-12-14","ids":{"openalex":"https://openalex.org/W2904347961","doi":"https://doi.org/10.1109/tvlsi.2018.2883923","mag":"2904347961"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2883923","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2883923","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8649697/08576622.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/92/8649697/08576622.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055536889","display_name":"Edouard Giacomin","orcid":"https://orcid.org/0000-0002-5415-1870"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edouard Giacomin","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, School of Computer and Communication Sciences, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, School of Computer and Communication Sciences, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA"],"affiliations":[{"raw_affiliation_string":"Laboratory for NanoIntegrated Systems, University of Utah, Salt Lake City, UT, USA","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103004961"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":2.8901,"has_fulltext":true,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91449342,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"27","issue":"3","first_page":"637","last_page":"650"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8585460186004639},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8547106981277466},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8220439553260803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6910601854324341},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6548933982849121},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4994487762451172},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45333558320999146},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4267835021018982},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.42385134100914},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4007278382778168},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.361202597618103},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3542103171348572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16704249382019043}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8585460186004639},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8547106981277466},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8220439553260803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6910601854324341},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6548933982849121},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4994487762451172},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45333558320999146},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4267835021018982},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.42385134100914},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4007278382778168},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.361202597618103},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3542103171348572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16704249382019043}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2883923","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2883923","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8649697/08576622.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:262804","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/262804","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2018.2883923","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2883923","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8649697/08576622.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1411737426","display_name":"Design and Technology for Resistive RAM-based Reconfigurable Circuits","funder_award_id":"146600","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G1546079013","display_name":"Photolyse par \u00e9clair, avec d\u00e9tection Infra-Rouge (IR) de mol\u00e9cules organiques.","funder_award_id":"20160","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G2475163961","display_name":null,"funder_award_id":"FA8650-18-2-7855.","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G2531364775","display_name":null,"funder_award_id":"200021_146600","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G456446722","display_name":null,"funder_award_id":"FA8650-18-2-7855","funder_id":"https://openalex.org/F4320338294","funder_display_name":"Air Force Research Laboratory"},{"id":"https://openalex.org/G4836148144","display_name":null,"funder_award_id":"20002","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5256785375","display_name":null,"funder_award_id":"200021-","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G5649888554","display_name":null,"funder_award_id":"FA8650-18-2-7855","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G6748573657","display_name":null,"funder_award_id":"200021-146600","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8761213343","display_name":null,"funder_award_id":"2016016","funder_id":"https://openalex.org/F4320320950","funder_display_name":"United States-Israel Binational Science Foundation"},{"id":"https://openalex.org/G993971353","display_name":null,"funder_award_id":"200021","funder_id":"https://openalex.org/F4320320924","funder_display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320924","display_name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","ror":"https://ror.org/00yjd3n13"},{"id":"https://openalex.org/F4320320950","display_name":"United States-Israel Binational Science Foundation","ror":"https://ror.org/00j8z2m73"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320332815","display_name":"Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2904347961.pdf","grobid_xml":"https://content.openalex.org/works/W2904347961.grobid-xml"},"referenced_works_count":47,"referenced_works":["https://openalex.org/W136812135","https://openalex.org/W1480183640","https://openalex.org/W1523051745","https://openalex.org/W1540888280","https://openalex.org/W1701908161","https://openalex.org/W1967128905","https://openalex.org/W1990067642","https://openalex.org/W2019965721","https://openalex.org/W2020732682","https://openalex.org/W2030765577","https://openalex.org/W2035847677","https://openalex.org/W2045617353","https://openalex.org/W2049121968","https://openalex.org/W2050600392","https://openalex.org/W2072249022","https://openalex.org/W2085189212","https://openalex.org/W2095558812","https://openalex.org/W2096424065","https://openalex.org/W2104812993","https://openalex.org/W2105281355","https://openalex.org/W2106655287","https://openalex.org/W2111427553","https://openalex.org/W2116094656","https://openalex.org/W2127936519","https://openalex.org/W2128473621","https://openalex.org/W2129482610","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2141248063","https://openalex.org/W2152406824","https://openalex.org/W2155316178","https://openalex.org/W2167034725","https://openalex.org/W2167078995","https://openalex.org/W2171365326","https://openalex.org/W2295985838","https://openalex.org/W2524902150","https://openalex.org/W2538739635","https://openalex.org/W2604877941","https://openalex.org/W2808603160","https://openalex.org/W3147150317","https://openalex.org/W3152435103","https://openalex.org/W4240402958","https://openalex.org/W4243164749","https://openalex.org/W6628664065","https://openalex.org/W6663067102","https://openalex.org/W6675805960","https://openalex.org/W7054665252"],"related_works":["https://openalex.org/W2350308400","https://openalex.org/W2030503305","https://openalex.org/W2004826944","https://openalex.org/W1935030095","https://openalex.org/W4380987687","https://openalex.org/W2136295006","https://openalex.org/W54894869","https://openalex.org/W1962246972","https://openalex.org/W2165480138","https://openalex.org/W2544421437"],"abstract_inverted_index":{"In":[0,94],"this":[1],"paper,":[2],"we":[3,102],"developed":[4],"a":[5,42,66,168,172,187],"simulation-based":[6],"architecture":[7],"evaluation":[8,189],"framework":[9],"for":[10,157],"field-programmable":[11],"gate":[12],"arrays":[13],"(FPGAs),":[14],"called":[15],"FPGA-SPICE,":[16],"which":[17],"enables":[18],"automatic":[19],"layout-level":[20],"estimation":[21],"and":[22,33,41,84,91,111,185],"electrical":[23],"simulations":[24,117],"of":[25,61,79,100,182,199],"FPGA":[26,39,47,63,201],"architectures.":[27],"FPGA-SPICE":[28,144],"can":[29,55,73,128],"automatically":[30],"generate":[31,59],"Verilog":[32,53],"SPICE":[34,70,105],"netlists":[35,54],"based":[36],"on":[37,196],"realistic":[38],"configurations":[40],"high-level":[43],"eTtensible":[44],"Markup":[45],"Language-based":[46],"architectural":[48],"description":[49],"language.":[50],"The":[51],"outputted":[52],"be":[56,74],"used":[57],"to":[58,96,139,176],"layouts":[60],"full":[62,200],"fabrics":[64],"through":[65,147],"semicustom":[67],"design":[68],"flow.":[69],"simulation":[71,92],"decks":[72],"generated":[75],"at":[76],"three":[77,148],"levels":[78],"complexity,":[80],"namely,":[81],"full-chip-level,":[82],"grid-level,":[83],"component-level,":[85],"providing":[86],"different":[87,149],"tradeoff":[88],"between":[89],"accuracy":[90,135,183],"time.":[93],"order":[95],"enable":[97],"such":[98],"level":[99,142],"analysis,":[101],"presented":[103],"two":[104],"netlist":[106],"partitioning":[107],"techniques:":[108],"loads":[109],"extraction":[110],"parasitic":[112],"net":[113],"activity":[114],"estimation.":[115],"Electrical":[116],"showed":[118],"that":[119,164],"averaged":[120],"over":[121],"the":[122,125,140,180],"selected":[123],"benchmarks,":[124],"grid-/component-level":[126],"approach":[127],"achieve":[129],"6.1\u00d7/7.5\u00d7":[130],"execution":[131],"speed-up":[132],"with":[133],"9.9%/8.3%":[134],"loss,":[136],"respectively,":[137],"compared":[138],"full-chip":[141],"simulation.":[143],"was":[145],"showcased":[146],"case":[150],"studies:":[151],"(1)":[152],"an":[153],"area":[154],"breakdown":[155,174],"analysis":[156],"static":[158],"random":[159],"access":[160],"memory-based":[161],"FPGAs,":[162],"showing":[163],"configuration":[165],"memories":[166],"are":[167],"dominant":[169],"factor;":[170],"(2)":[171],"power":[173],"comparison":[175],"analytical":[177],"models,":[178],"analyzing":[179],"source":[181],"loss;":[184],"(3)":[186],"robustness":[188],"against":[190],"process":[191],"corners,":[192],"studying":[193],"their":[194],"impact":[195],"energy":[197],"consumption":[198],"fabrics.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}