{"id":"https://openalex.org/W2905050105","doi":"https://doi.org/10.1109/tvlsi.2018.2881249","title":"\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers","display_name":"\u00b10.25-V Class-AB CMOS Capacitance Multiplier and Precision Rectifiers","publication_year":2018,"publication_date":"2018-12-12","ids":{"openalex":"https://openalex.org/W2905050105","doi":"https://doi.org/10.1109/tvlsi.2018.2881249","mag":"2905050105"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2881249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2881249","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://academica-e.unavarra.es/bitstreams/03afcab0-ad89-4569-a6c6-5b39d15e4d7e/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032973784","display_name":"Shirin Pourashraf","orcid":"https://orcid.org/0000-0001-8013-1171"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shirin Pourashraf","raw_affiliation_strings":["VLSI Laboratory, Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA"],"raw_orcid":"https://orcid.org/0000-0001-8013-1171","affiliations":[{"raw_affiliation_string":"VLSI Laboratory, Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u0131\u0301rez-Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaime Ram\u00edrez-Angulo","raw_affiliation_strings":["VLSI Laboratory, Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA"],"raw_orcid":"https://orcid.org/0000-0001-5977-616X","affiliations":[{"raw_affiliation_string":"VLSI Laboratory, Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091649569","display_name":"Jos\u00e9 Mar\u00eda Hinojo","orcid":"https://orcid.org/0000-0002-3071-9900"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Mar\u00eda Hinojo Montero","raw_affiliation_strings":["Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","Departamento de Ingenier\u00eda Electr\u00f3nica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089442866","display_name":"R.G. Carvajal","orcid":"https://orcid.org/0000-0003-3891-8987"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ram\u00f3n Gonz\u00e1lez-Carvajal","raw_affiliation_strings":["Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","Departamento de Ingenier\u00eda Electr\u00f3nica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ingeniería Electrónica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]},{"raw_affiliation_string":"Departamento de Ingenier\u00eda Electr\u00f3nica, Escuela Superior de Ingenieros, Universidad de Sevilla, Seville, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084248588","display_name":"Antonio J. L\u00f3pez\u2010Mart\u00edn","orcid":"https://orcid.org/0000-0001-7629-0305"},"institutions":[{"id":"https://openalex.org/I175051016","display_name":"Universidad P\u00fablica de Navarra (UPNA)","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]},{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio J. Lopez-Martin","raw_affiliation_strings":["Institute of Smart Cities, Public University of Navarra, Pamplona, Spain"],"raw_orcid":"https://orcid.org/0000-0001-7629-0305","affiliations":[{"raw_affiliation_string":"Institute of Smart Cities, Public University of Navarra, Pamplona, Spain","institution_ids":["https://openalex.org/I175051016","https://openalex.org/I88155538"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.66100604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":"4","first_page":"830","last_page":"842"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7619099617004395},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7617214918136597},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5863646268844604},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5606309175491333},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5532200932502747},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5509240031242371},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5103468298912048},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5056202411651611},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4626425504684448},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45531758666038513},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.45358705520629883},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44808027148246765},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4167516827583313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.346893846988678},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3374629616737366},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33389294147491455},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.25997990369796753}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7619099617004395},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7617214918136597},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5863646268844604},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5606309175491333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5532200932502747},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5509240031242371},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5103468298912048},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5056202411651611},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4626425504684448},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45531758666038513},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.45358705520629883},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44808027148246765},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4167516827583313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.346893846988678},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3374629616737366},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33389294147491455},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.25997990369796753},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2018.2881249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2881249","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:academica-e.unavarra.es:2454/41929","is_oa":true,"landing_page_url":"https://hdl.handle.net/2454/41929","pdf_url":"https://academica-e.unavarra.es/bitstreams/03afcab0-ad89-4569-a6c6-5b39d15e4d7e/download","source":{"id":"https://openalex.org/S4306402560","display_name":"Academica-e (Universidad P\u00fablica de Navarra)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I175051016","host_organization_name":"Universidad P\u00fablica de Navarra (UPNA)","host_organization_lineage":["https://openalex.org/I175051016"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/acceptedVersion"},{"id":"pmh:oai:idus.us.es:11441/141623","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/141623","pdf_url":null,"source":{"id":"https://openalex.org/S4306400333","display_name":"idUS (Universidad de Sevilla)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:academica-e.unavarra.es:2454/41929","is_oa":true,"landing_page_url":"https://hdl.handle.net/2454/41929","pdf_url":"https://academica-e.unavarra.es/bitstreams/03afcab0-ad89-4569-a6c6-5b39d15e4d7e/download","source":{"id":"https://openalex.org/S4306402560","display_name":"Academica-e (Universidad P\u00fablica de Navarra)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I175051016","host_organization_name":"Universidad P\u00fablica de Navarra (UPNA)","host_organization_lineage":["https://openalex.org/I175051016"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/acceptedVersion"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7910346500","display_name":null,"funder_award_id":"TEC2016-80396-C2","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2905050105.pdf","grobid_xml":"https://content.openalex.org/works/W2905050105.grobid-xml"},"referenced_works_count":39,"referenced_works":["https://openalex.org/W1533614470","https://openalex.org/W1541860476","https://openalex.org/W1610684156","https://openalex.org/W1865641629","https://openalex.org/W1978938250","https://openalex.org/W1982196573","https://openalex.org/W1984637614","https://openalex.org/W2004051374","https://openalex.org/W2008582309","https://openalex.org/W2012334310","https://openalex.org/W2019880221","https://openalex.org/W2023456382","https://openalex.org/W2028056346","https://openalex.org/W2029378192","https://openalex.org/W2029583855","https://openalex.org/W2042786651","https://openalex.org/W2044868715","https://openalex.org/W2077308992","https://openalex.org/W2079826846","https://openalex.org/W2080789935","https://openalex.org/W2101406147","https://openalex.org/W2101809138","https://openalex.org/W2101947664","https://openalex.org/W2102445644","https://openalex.org/W2123572195","https://openalex.org/W2132377459","https://openalex.org/W2140874999","https://openalex.org/W2157937217","https://openalex.org/W2159318368","https://openalex.org/W2167134364","https://openalex.org/W2171214731","https://openalex.org/W2222782501","https://openalex.org/W2341817420","https://openalex.org/W2604208680","https://openalex.org/W2620023634","https://openalex.org/W4210947991","https://openalex.org/W4231501498","https://openalex.org/W4285719527","https://openalex.org/W6704156249"],"related_works":["https://openalex.org/W2121819644","https://openalex.org/W4226372077","https://openalex.org/W4239625882","https://openalex.org/W4312425599","https://openalex.org/W575537888","https://openalex.org/W2558275282","https://openalex.org/W2157468122","https://openalex.org/W2146514983","https://openalex.org/W2118008391","https://openalex.org/W1503726972"],"abstract_inverted_index":{"Reduction":[0],"of":[1,49],"minimum":[2],"supply":[3],"requirements":[4],"is":[5,31,34],"a":[6,50],"crucial":[7],"aspect":[8],"to":[9,22],"decrease":[10],"the":[11,69,79,92],"power":[12,101],"consumption":[13],"in":[14,56,78],"VLSI":[15],"systems.":[16],"A":[17],"high-performance":[18],"capacitance":[19,53],"multiplier":[20,54],"able":[21],"operate":[23],"with":[24,105],"supplies":[25],"as":[26,28],"low":[27],"\u00b10.25":[29],"V":[30],"presented.":[32],"It":[33],"based":[35,67],"on":[36,68],"adaptively":[37],"biased":[38],"class-AB":[39,71],"current":[40,45,72],"mirrors":[41,73],"which":[42],"provide":[43],"high":[44],"efficiency.":[46],"Measurement":[47],"results":[48],"factor":[51],"11":[52],"fabricated":[55,77],"180-nm":[57],"CMOS":[58,81],"technology":[59],"verify":[60],"theoretical":[61],"claims.":[62],"Moreover,":[63],"low-voltage":[64],"precision":[65],"rectifiers":[66],"same":[70,80],"are":[74],"designed":[75],"and":[76],"process.":[82],"They":[83],"generate":[84],"output":[85],"currents":[86],"over":[87],"100":[88],"times":[89],"larger":[90],"than":[91],"quiescent":[93],"current.":[94],"Both":[95],"proposed":[96],"circuits":[97],"have":[98],"300-nW":[99],"static":[100],"dissipation":[102],"when":[103],"operating":[104],"\u00b10.25-V":[106],"supplies.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}