{"id":"https://openalex.org/W2901478762","doi":"https://doi.org/10.1109/tvlsi.2018.2877131","title":"Error Detection and Correction in SRAM Emulated TCAMs","display_name":"Error Detection and Correction in SRAM Emulated TCAMs","publication_year":2018,"publication_date":"2018-11-15","ids":{"openalex":"https://openalex.org/W2901478762","doi":"https://doi.org/10.1109/tvlsi.2018.2877131","mag":"2901478762"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2877131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2877131","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-2540-5234","affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I4210099310","display_name":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni","ror":"https://ror.org/0182a5n39","country_code":"IT","type":"funder","lineage":["https://openalex.org/I4210099310"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3626-6404","affiliations":[{"raw_affiliation_string":"Consorzio Nazionale Interuniversitario per le Telecomunicazioni, Rome, Italy","institution_ids":["https://openalex.org/I4210099310"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I34478861","display_name":"Sir Syed University of Engineering and Technology","ror":"https://ror.org/02n4kqn31","country_code":"PK","type":"education","lineage":["https://openalex.org/I34478861"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Sir Syed CASE Institute of Technology, Islamabad, Pakistan","Sir Syed Case Institute of Technology,Islamabad,Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-4770-4967","affiliations":[{"raw_affiliation_string":"Sir Syed CASE Institute of Technology, Islamabad, Pakistan","institution_ids":["https://openalex.org/I34478861"]},{"raw_affiliation_string":"Sir Syed Case Institute of Technology,Islamabad,Pakistan","institution_ids":["https://openalex.org/I34478861"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9003,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.87482695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"27","issue":"2","first_page":"486","last_page":"490"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7488171458244324},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.656363844871521},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6412618160247803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4978373050689697},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4339636564254761},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4126935601234436},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.411642462015152},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3591233491897583},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3347824811935425},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12734654545783997},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1266777217388153}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7488171458244324},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.656363844871521},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6412618160247803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4978373050689697},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4339636564254761},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4126935601234436},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.411642462015152},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3591233491897583},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3347824811935425},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12734654545783997},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1266777217388153},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2877131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2877131","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W571536966","https://openalex.org/W1972799126","https://openalex.org/W1996635038","https://openalex.org/W2006115588","https://openalex.org/W2025474944","https://openalex.org/W2040882418","https://openalex.org/W2052914698","https://openalex.org/W2062143991","https://openalex.org/W2130815179","https://openalex.org/W2134519279","https://openalex.org/W2140025163","https://openalex.org/W2561621772","https://openalex.org/W2751321818","https://openalex.org/W2760769382","https://openalex.org/W2795975079","https://openalex.org/W4235735820","https://openalex.org/W4239721110","https://openalex.org/W4297422865","https://openalex.org/W6843114360"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815","https://openalex.org/W179354024"],"abstract_inverted_index":{"Ternary":[0],"content":[1],"addressable":[2],"memories":[3,149,165,200,236],"(TCAMs)":[4],"are":[5,16,32,226,237],"widely":[6],"used":[7,201],"in":[8,105],"network":[9],"devices":[10,37],"to":[11,26,87,97,115,139,142,173,182,202],"implement":[12,27,143],"packet":[13,21],"classification.":[14],"They":[15],"used,":[17],"for":[18,20,23,73,83],"example,":[19],"forwarding,":[22],"security,":[24],"and":[25,76],"software-defined":[28],"networks":[29],"(SDNs).":[30],"TCAMs":[31,99,117,204],"commonly":[33],"implemented":[34],"as":[35,39],"standalone":[36],"or":[38,176],"an":[40,178],"intellectual":[41],"property":[42],"block":[43],"that":[44,151,159,212,217],"is":[45,94,150,205,210],"integrated":[46,50],"on":[47,118],"networking":[48],"application-specific":[49],"circuits.":[51],"On":[52],"the":[53,66,101,106,129,161,196,199,215,222,235],"other":[54],"hand,":[55],"field-programmable":[56],"gate":[57],"arrays":[58],"(FPGAs)":[59],"do":[60],"not":[61],"include":[62],"TCAM":[63,89],"blocks.":[64],"However,":[65],"flexibility":[67],"of":[68,113,124,128,132,198,221],"FPGAs":[69,119,138],"makes":[70],"them":[71,125,141],"attractive":[72],"SDN":[74],"implementations,":[75],"most":[77,228],"FPGA":[78],"vendors":[79],"provide":[80],"development":[81],"kits":[82],"SDN.":[84],"Those":[85],"need":[86,96],"support":[88],"functionality":[90],"and,":[91],"therefore,":[92],"there":[93],"a":[95,111,170,219,240],"emulate":[98,116,203],"using":[100,148],"logic":[102],"blocks":[103,134],"available":[104,135],"FPGA.":[107],"In":[108,193,207],"recent":[109],"years,":[110],"number":[112,131],"schemes":[114],"have":[120],"been":[121],"proposed.":[122],"Some":[123],"take":[126],"advantage":[127],"large":[130],"memory":[133,189,224],"inside":[136],"modern":[137],"use":[140],"TCAMs.":[144],"A":[145],"problem":[146],"when":[147,234],"they":[152],"can":[153,166,231],"be":[154,167,232],"affected":[155],"by":[156,213],"soft":[157],"errors":[158,175,230],"corrupt":[160],"stored":[162],"bits.":[163],"The":[164],"protected":[168,238],"with":[169,177,239],"parity":[171,241],"check":[172],"detect":[174],"error":[179],"correction":[180],"code":[181],"correct":[183],"them,":[184],"but":[185],"this":[186,194],"requires":[187],"additional":[188],"bits":[190],"per":[191],"word.":[192],"brief,":[195],"protection":[197],"considered.":[206],"particular,":[208],"it":[209],"shown":[211],"exploiting":[214],"fact":[216],"only":[218],"subset":[220],"possible":[223],"contents":[225],"valid,":[227],"single-bit":[229],"corrected":[233],"bit.":[242]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-13T07:54:00.901334","created_date":"2025-10-10T00:00:00"}