{"id":"https://openalex.org/W2901666864","doi":"https://doi.org/10.1109/tvlsi.2018.2877107","title":"Power Scheduling With Active <inline-formula> <tex-math notation=\"LaTeX\">$RC$ </tex-math> </inline-formula> Power Grids","display_name":"Power Scheduling With Active <inline-formula> <tex-math notation=\"LaTeX\">$RC$ </tex-math> </inline-formula> Power Grids","publication_year":2018,"publication_date":"2018-11-15","ids":{"openalex":"https://openalex.org/W2901666864","doi":"https://doi.org/10.1109/tvlsi.2018.2877107","mag":"2901666864"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2877107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2877107","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020073296","display_name":"Zahi Moudallal","orcid":"https://orcid.org/0000-0002-7920-3534"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Zahi Moudallal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]"],"raw_orcid":"https://orcid.org/0000-0002-7920-3534","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089881278","display_name":"Farid N. Najm","orcid":"https://orcid.org/0000-0001-5393-7794"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farid N. Najm","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]"],"raw_orcid":"https://orcid.org/0000-0001-5393-7794","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"[Department of Electrical & Computer Engineering, University of Toronto, Toronto, ON, Canada]","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5020073296"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.1236351,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"27","issue":"2","first_page":"444","last_page":"457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4906710386276245},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4855753779411316},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.466610848903656},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4420989453792572},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.420024037361145},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.41098758578300476},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41076645255088806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.410228967666626},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1423514485359192}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4906710386276245},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4855753779411316},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.466610848903656},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4420989453792572},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.420024037361145},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.41098758578300476},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41076645255088806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.410228967666626},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1423514485359192}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2877107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2877107","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1994908438","https://openalex.org/W1999768152","https://openalex.org/W2073600756","https://openalex.org/W2077737229","https://openalex.org/W2079942551","https://openalex.org/W2089024363","https://openalex.org/W2102478522","https://openalex.org/W2138099459","https://openalex.org/W2146379415","https://openalex.org/W2150848828","https://openalex.org/W2153756269","https://openalex.org/W2162717078","https://openalex.org/W2169621345","https://openalex.org/W2170677263","https://openalex.org/W2342707322","https://openalex.org/W2346140207","https://openalex.org/W2467266971","https://openalex.org/W2511078284","https://openalex.org/W2624677037","https://openalex.org/W2738933503","https://openalex.org/W2771585473","https://openalex.org/W2772423762","https://openalex.org/W2794635868","https://openalex.org/W4229566080","https://openalex.org/W4237737171","https://openalex.org/W4240951904","https://openalex.org/W4241928842","https://openalex.org/W6649200485","https://openalex.org/W6680358862","https://openalex.org/W6719354991"],"related_works":["https://openalex.org/W2934272651","https://openalex.org/W4386898191","https://openalex.org/W4205535175","https://openalex.org/W2133342289","https://openalex.org/W2055674008","https://openalex.org/W2518754022","https://openalex.org/W2364593206","https://openalex.org/W2376117177","https://openalex.org/W2277788465","https://openalex.org/W2373388156"],"abstract_inverted_index":{"Power":[0],"gating":[1,59],"is":[2,75,113,239],"widely":[3],"used":[4,228],"in":[5,38,77,143,183],"large":[6],"chip":[7,49,98],"design":[8,132],"as":[9,198,200],"a":[10,144,153,235],"way":[11],"to":[12,29,36,51,95,125,155,189,219,232],"manage":[13,52,96,156],"the":[14,26,46,65,70,78,82,91,97,114,119,126,131,135,169,173,184,210,215,224],"total":[15,53],"power":[16,27,54,58,120,170,185],"dissipation":[17],"and":[18,55,134,166,179],"avoid":[19],"overheating.":[20],"It":[21],"works":[22],"by":[23],"turning":[24],"OFF":[25],"supply":[28,66,102],"circuit":[30,128,195],"blocks":[31,85,129,138,162,175,216],"that":[32,86,101,122,139,207],"are":[33,87,140,163,217],"not":[34],"required":[35],"operate":[37],"certain":[39],"operational":[40,146],"modes.":[41,213],"Many":[42],"authors":[43],"have":[44],"studied":[45],"scheduling":[47],"of":[48,84,93,116,137,172],"workload":[50,99],"temperature.":[56],"But":[57],"also":[60],"has":[61],"an":[62,201],"impact":[63],"on":[64,81],"voltage":[67,73,103,111],"levels":[68],"across":[69],"die,":[71],"because":[72],"drop":[74,112],"generated":[76],"grid":[79,186],"depending":[80],"combination":[83,136],"ON.":[88],"We":[89],"consider":[90],"question":[92],"how":[94,160,167],"so":[100],"variations":[104],"remain":[105],"within":[106],"specs.":[107],"The":[108],"worst":[109],"case":[110],"result":[115],"two":[117],"things:":[118],"budgets":[121,171],"were":[123],"allocated":[124],"various":[127],"during":[130,229],"process":[133],"turned":[141],"ON":[142,164],"given":[145],"mode.":[147],"In":[148],"this":[149,157],"paper,":[150],"we":[151,192],"propose":[152],"framework":[154],"tradeoff":[158],"between":[159],"many":[161],"simultaneously":[165],"big":[168],"individual":[174],"are,":[176],"assuming":[177],"resistive":[178],"capacitive":[180],"(RC)":[181],"elements":[182],"model.":[187],"Subject":[188],"user":[190],"guidance,":[191],"generate":[193],"block-level":[194],"current":[196],"constraints":[197],"well":[199],"implicit":[202],"binary":[203],"decision":[204],"diagram":[205],"(BDD)":[206],"helps":[208],"identify":[209],"safe":[211,240],"working":[212,237],"If":[214],"designed":[218],"respect":[220],"these":[221],"constraints,":[222],"then":[223],"BDD":[225],"can":[226],"be":[227],"normal":[230],"operation":[231],"check":[233],"whether":[234],"candidate":[236],"mode":[238],"or":[241],"not.":[242]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}