{"id":"https://openalex.org/W2894948827","doi":"https://doi.org/10.1109/tvlsi.2018.2871119","title":"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits","display_name":"Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits","publication_year":2018,"publication_date":"2018-10-04","ids":{"openalex":"https://openalex.org/W2894948827","doi":"https://doi.org/10.1109/tvlsi.2018.2871119","mag":"2894948827"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2871119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2871119","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071383109","display_name":"Xunzhao Yin","orcid":"https://orcid.org/0000-0003-4656-9545"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xunzhao Yin","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0003-4656-9545","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiaoming Chen","orcid":"https://orcid.org/0000-0002-7337-1844"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoming Chen","raw_affiliation_strings":["State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-7337-1844","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003032564","display_name":"Michael Niemier","orcid":"https://orcid.org/0000-0001-7776-4306"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Niemier","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0001-7776-4306","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100600905","display_name":"Xiaobo Sharon Hu","orcid":"https://orcid.org/0000-0002-6636-9738"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaobo Sharon Hu","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA"],"raw_orcid":"https://orcid.org/0000-0002-6636-9738","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5552,"has_fulltext":false,"cited_by_count":118,"citation_normalized_percentile":{"value":0.93537807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"27","issue":"1","first_page":"159","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12046","display_name":"MXene and MAX Phase Materials","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6385130882263184},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6095688343048096},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5126708745956421},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4954107999801636},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4681660830974579},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4459901750087738},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4454628825187683},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4434683918952942},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4146486222743988},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3793638050556183},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2766311764717102},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2451528012752533}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6385130882263184},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6095688343048096},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5126708745956421},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4954107999801636},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4681660830974579},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4459901750087738},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4454628825187683},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4434683918952942},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4146486222743988},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3793638050556183},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2766311764717102},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2451528012752533}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2871119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2871119","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":80,"referenced_works":["https://openalex.org/W176850939","https://openalex.org/W1487196268","https://openalex.org/W1536792390","https://openalex.org/W1692694227","https://openalex.org/W1895848680","https://openalex.org/W1987225468","https://openalex.org/W1987876658","https://openalex.org/W1999293502","https://openalex.org/W2006232962","https://openalex.org/W2006317948","https://openalex.org/W2016106189","https://openalex.org/W2022691368","https://openalex.org/W2030671441","https://openalex.org/W2038509324","https://openalex.org/W2040775856","https://openalex.org/W2048466306","https://openalex.org/W2055411146","https://openalex.org/W2073535522","https://openalex.org/W2075960179","https://openalex.org/W2078401681","https://openalex.org/W2092324191","https://openalex.org/W2093460958","https://openalex.org/W2094332102","https://openalex.org/W2102653533","https://openalex.org/W2110143490","https://openalex.org/W2122060420","https://openalex.org/W2122757690","https://openalex.org/W2125284843","https://openalex.org/W2125667472","https://openalex.org/W2132324656","https://openalex.org/W2141762303","https://openalex.org/W2147570207","https://openalex.org/W2148256155","https://openalex.org/W2156728623","https://openalex.org/W2209394967","https://openalex.org/W2247602163","https://openalex.org/W2290316169","https://openalex.org/W2290702954","https://openalex.org/W2331783522","https://openalex.org/W2342750693","https://openalex.org/W2343807391","https://openalex.org/W2346297475","https://openalex.org/W2346685430","https://openalex.org/W2348197687","https://openalex.org/W2352050502","https://openalex.org/W2384779455","https://openalex.org/W2394517960","https://openalex.org/W2407647853","https://openalex.org/W2424280650","https://openalex.org/W2474451066","https://openalex.org/W2496631338","https://openalex.org/W2515432102","https://openalex.org/W2530532291","https://openalex.org/W2532453544","https://openalex.org/W2537444166","https://openalex.org/W2583357209","https://openalex.org/W2613103714","https://openalex.org/W2745040423","https://openalex.org/W2750723553","https://openalex.org/W2799043997","https://openalex.org/W3146874818","https://openalex.org/W4214545578","https://openalex.org/W4235001503","https://openalex.org/W4236545031","https://openalex.org/W4240575768","https://openalex.org/W4249654426","https://openalex.org/W6646852246","https://openalex.org/W6650210353","https://openalex.org/W6664188284","https://openalex.org/W6669679407","https://openalex.org/W6683132901","https://openalex.org/W6696777881","https://openalex.org/W6696953461","https://openalex.org/W6704578084","https://openalex.org/W6711956689","https://openalex.org/W6717751050","https://openalex.org/W6728285519","https://openalex.org/W6729033759","https://openalex.org/W6737575733","https://openalex.org/W6750683844"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W2248394785","https://openalex.org/W2620406532","https://openalex.org/W2410132916","https://openalex.org/W2389800961"],"abstract_inverted_index":{"Among":[0],"the":[1,18,42,155,250,269],"beyond-complementary":[2],"metal-oxide-":[3],"semiconductor":[4,28],"(CMOS)":[5],"devices":[6],"being":[7,23],"explored,":[8],"ferroelectric":[9],"field-effect":[10],"transistors":[11],"(FeFETs)":[12],"are":[13,22,33,121,130,207],"considered":[14],"as":[15,53,178,180,241],"one":[16],"of":[17,72,93,219],"most":[19],"promising.":[20],"FeFETs":[21,32,37,120],"studied":[24],"by":[25,238],"all":[26],"major":[27],"manufacturers,":[29],"and":[30,57,86,104,113,173,195,223,245,257],"experimentally,":[31],"making":[34],"rapid":[35],"progress.":[36],"also":[38,208],"stand":[39],"out":[40],"with":[41,132,263,268],"unique":[43],"hysteretic":[44],"Ids-Vgs":[45],"characteristic":[46],"that":[47,153,162,237],"allows":[48],"a":[49,55,58,243,264],"device":[50],"to":[51,68],"function":[52,99],"both":[54,242],"switch":[56,244],"nonvolatile":[59],"(NV)":[60],"storage":[61,248],"element.":[62],"We":[63],"exploit":[64],"this":[65],"FeFET":[66,240],"property":[67],"build":[69],"two":[70],"categories":[71],"fine-grained":[73],"logic-in-memory":[74],"(LiM)":[75],"circuits:":[76],"1)":[77],"ternary":[78],"content":[79],"addressable":[80],"memory":[81,94],"(TCAM)":[82],"which":[83],"integrates":[84],"efficient":[85,210],"compact":[87],"logic/processing":[88],"elements":[89],"into":[90],"various":[91],"levels":[92],"hierarchy;":[95],"2)":[96],"basic":[97,204],"logic":[98],"units":[100],"for":[101,119,230],"constructing":[102],"larger":[103],"more":[105,209],"complex":[106],"LiM":[107,125,134,203,233],"circuits.":[108],"Two":[109],"writing":[110],"schemes":[111],"(with":[112],"without":[114],"negative":[115],"supply":[116],"voltages":[117],"respectively)":[118],"introduced":[122],"in":[123,198,217],"our":[124],"designs.":[126],"The":[127],"resulting":[128],"designs":[129,188],"compared":[131,262],"existing":[133],"approaches":[135],"based":[136,189,214],"on":[137,190,215],"CMOS,":[138],"magnetic":[139],"tunnel":[140,149],"junctions":[141,150],"(MTJs),":[142],"resistive":[143],"random":[144],"access":[145],"memories":[146],"(ReRAMs),":[147],"ferrorelectric":[148],"(FTJs),":[151],"etc.,":[152],"afford":[154],"same":[156,270],"circuit-level":[157],"functionality.":[158],"Simulation":[159],"results":[160],"show":[161],"FeFET-based":[163,202,232,251],"NV":[164,201,247],"TCAMs":[165],"offer":[166],"lower":[167],"area":[168,255],"overhead":[169],"than":[170,186,211],"MTJ":[171,191],"(79%)":[172],"CMOS":[174,196,266],"(42%":[175],"less)":[176],"equivalents,":[177],"well":[179],"better":[181],"search":[182],"energy-delay":[183],"products":[184],"(EDPs)":[185],"TCAM":[187],"(149\u00d7),":[192],"ReRAM":[193],"(1.7\u00d7),":[194],"(1.3\u00d7)":[197],"array":[199],"evaluations.":[200],"circuit":[205],"blocks":[206],"functional":[212],"equivalents":[213],"MTJs":[216],"terms":[218],"propagation":[220],"delay":[221],"(4.2\u00d7)":[222],"dynamic":[224],"power":[225,258],"(2.5\u00d7).":[226],"A":[227],"case":[228],"study":[229],"an":[231,246],"accumulator":[234,252,267],"further":[235],"demonstrates":[236],"employing":[239],"element,":[249],"can":[253],"save":[254],"(36%)":[256],"consumption":[259],"(40%)":[260],"when":[261],"conventional":[265],"structure.":[271]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":21},{"year":2022,"cited_by_count":22},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":13},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}