{"id":"https://openalex.org/W2891660019","doi":"https://doi.org/10.1109/tvlsi.2018.2867505","title":"A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration","display_name":"A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu$ &lt;/tex-math&gt; &lt;/inline-formula&gt;m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration","publication_year":2018,"publication_date":"2018-09-12","ids":{"openalex":"https://openalex.org/W2891660019","doi":"https://doi.org/10.1109/tvlsi.2018.2867505","mag":"2891660019"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2867505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2867505","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088141676","display_name":"Ryuichi Enomoto","orcid":"https://orcid.org/0000-0001-6747-6263"},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryuichi Enomoto","raw_affiliation_strings":["Panasonic Corporation, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0001-6747-6263","affiliations":[{"raw_affiliation_string":"Panasonic Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007028121","display_name":"Tetsuya Iizuka","orcid":"https://orcid.org/0000-0002-1512-4714"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuya Iizuka","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0002-1512-4714","affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112387615","display_name":"Takehisa Koga","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takehisa Koga","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, The University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071803491","display_name":"Toru Nakura","orcid":"https://orcid.org/0000-0001-5945-3918"},"institutions":[{"id":"https://openalex.org/I31784960","display_name":"Fukuoka University","ror":"https://ror.org/04nt8b154","country_code":"JP","type":"education","lineage":["https://openalex.org/I31784960"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Nakura","raw_affiliation_strings":["Graduate School of Engineering, Fukuoka University, Fukuoka, Japan"],"raw_orcid":"https://orcid.org/0000-0001-5945-3918","affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Fukuoka University, Fukuoka, Japan","institution_ids":["https://openalex.org/I31784960"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028680447","display_name":"Kunihiro Asada","orcid":"https://orcid.org/0000-0002-1150-0241"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kunihiro Asada","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"],"raw_orcid":"https://orcid.org/0000-0002-1150-0241","affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2625,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.81121719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"27","issue":"1","first_page":"11","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6455767154693604},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.637945830821991},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.4409744143486023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34875476360321045},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3448542356491089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3430861532688141},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33119073510169983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16768386960029602}],"concepts":[{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6455767154693604},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.637945830821991},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.4409744143486023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34875476360321045},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3448542356491089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3430861532688141},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33119073510169983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16768386960029602},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2867505","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2867505","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6744931848","display_name":"High-Speed and Reliable Wireline Communication System based on Plastic Waveguide","funder_award_id":"17H03244","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W940503831","https://openalex.org/W1981309746","https://openalex.org/W1993597884","https://openalex.org/W2034078593","https://openalex.org/W2037130044","https://openalex.org/W2062819218","https://openalex.org/W2065992070","https://openalex.org/W2079277898","https://openalex.org/W2108324407","https://openalex.org/W2111146745","https://openalex.org/W2120912680","https://openalex.org/W2133717908","https://openalex.org/W2134713152","https://openalex.org/W2152338756","https://openalex.org/W2159971659","https://openalex.org/W2163630970","https://openalex.org/W2219155727","https://openalex.org/W2587324979","https://openalex.org/W2790070598"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2317200988","https://openalex.org/W4306968100","https://openalex.org/W2562383580","https://openalex.org/W2109445684","https://openalex.org/W2156154954"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,32,40,61,75,86,109],"time-to-digital":[4],"converter":[5],"(TDC)":[6],"that":[7,120],"achieves":[8,145],"wide":[9,41],"input":[10,124],"range":[11,119],"and":[12,35,65,93,98,117,144],"fine":[13,33,99],"time":[14,125],"resolution":[15,34,116],"at":[16,135],"the":[17,28,55,81,90,105],"same":[18],"time.":[19],"The":[20,43,101],"proposed":[21,44,82],"TDC":[22,46,106],"utilizes":[23],"pulse-shrinking":[24],"(PS)":[25],"scheme":[26],"in":[27,54,108],"second":[29],"stage":[30],"for":[31,39],"two-step":[36],"(TS)":[37],"architecture":[38,84],"range.":[42],"PS":[45,57],"prevents":[47],"an":[48,66],"undesirable":[49],"nonuniform":[50],"shrinking":[51],"rate":[52],"issue":[53],"conventional":[56],"TDCs":[58],"by":[59],"utilizing":[60],"built-in":[62,76],"offset":[63,67],"pulse":[64],"pulsewidth":[68],"detection":[69],"schemes.":[70],"With":[71],"several":[72],"techniques,":[73],"including":[74],"coarse":[77,97],"gain":[78,94],"calibration":[79],"mechanism,":[80],"TS":[83],"overcomes":[85],"nonlinearity":[87],"due":[88],"to":[89,122],"signal":[91],"propagation":[92],"mismatch":[95],"between":[96],"stages.":[100],"simulation":[102],"results":[103],"of":[104],"implemented":[107],"0.18-\u03bcm":[110],"standard":[111],"CMOS":[112],"technology":[113],"demonstrate":[114],"2.0-ps":[115],"16-bit":[118],"corresponds":[121],"~130-ns":[123],"interval":[126],"with":[127,138],"0.08-mm":[128],"<sup":[129],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[131],"area.":[132],"It":[133],"operates":[134],"3.3":[136],"MS/s":[137],"18.0":[139],"mW":[140],"from":[141],"1.8-V":[142],"supply":[143],"1.44-ps":[146],"single-shot":[147],"precision.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}