{"id":"https://openalex.org/W2891072203","doi":"https://doi.org/10.1109/tvlsi.2018.2866515","title":"An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage","display_name":"An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage","publication_year":2018,"publication_date":"2018-09-12","ids":{"openalex":"https://openalex.org/W2891072203","doi":"https://doi.org/10.1109/tvlsi.2018.2866515","mag":"2891072203"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2866515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2866515","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008725155","display_name":"Zhongyi Fu","orcid":"https://orcid.org/0000-0003-4425-622X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Zhongyi Fu","raw_affiliation_strings":["Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079113041","display_name":"Kong\u2010Pang Pun","orcid":"https://orcid.org/0000-0001-7736-0811"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Kong-Pang Pun","raw_affiliation_strings":["Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008725155"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.3331,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.58011435,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"26","issue":"12","first_page":"2863","last_page":"2872"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.8134984374046326},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.811626136302948},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6316688060760498},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5208302736282349},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4500470757484436},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.42171764373779297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4168654978275299},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32471805810928345},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26193463802337646},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24680396914482117},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.19524753093719482},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11824759840965271}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8134984374046326},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.811626136302948},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6316688060760498},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5208302736282349},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4500470757484436},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.42171764373779297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4168654978275299},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32471805810928345},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26193463802337646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24680396914482117},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.19524753093719482},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11824759840965271}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2866515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2866515","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1940393681","https://openalex.org/W1979509961","https://openalex.org/W1980893811","https://openalex.org/W2018896644","https://openalex.org/W2036005279","https://openalex.org/W2050932080","https://openalex.org/W2057227450","https://openalex.org/W2070631620","https://openalex.org/W2076252282","https://openalex.org/W2101004723","https://openalex.org/W2104359526","https://openalex.org/W2107169806","https://openalex.org/W2142753319","https://openalex.org/W2143637414","https://openalex.org/W2159219108","https://openalex.org/W2164251692","https://openalex.org/W2277569188","https://openalex.org/W2516744640","https://openalex.org/W2524300386","https://openalex.org/W2577762902","https://openalex.org/W2743349280","https://openalex.org/W2751381103","https://openalex.org/W4247114301","https://openalex.org/W6645543914","https://openalex.org/W6663507239","https://openalex.org/W6681654631","https://openalex.org/W6727735095"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2811287415","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2354835317","https://openalex.org/W2759986866","https://openalex.org/W2171140818","https://openalex.org/W2356735381"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,91,98,126,141],"new":[4],"most":[5],"significant":[6],"bit":[7],"(MSB)-prediction":[8],"switching":[9,95],"scheme":[10,70],"and":[11,37,97,113,123,144],"presents":[12],"an":[13],"energy-efficient":[14],"successive":[15],"approximation":[16],"register":[17],"(SAR)":[18],"analog-to-digital":[19],"converter":[20,49],"(ADC)":[21],"using":[22],"the":[23,29,34,38,43,46,52,56,60,64,68,77,83,87,109,132,145,165,170],"proposed":[24,69,88,133],"scheme.":[25],"The":[26,135,153],"prediction":[27,57],"of":[28,45,101,148],"MSB":[30],"is":[31,71,121,157],"conducted":[32],"before":[33],"sampling":[35,61],"phase,":[36],"MSB-1":[39],"conversion":[40],"switches":[41],"all":[42],"capacitors":[44,167],"capacitive":[47],"digital-to-analog":[48],"(CDAC)":[50],"from":[51,140,164],"references":[53],"set":[54],"by":[55,73],"result":[58],"after":[59],"phase.":[62],"Therefore,":[63],"reference":[65],"voltage":[66],"in":[67,94,106,125],"reduced":[72],"half":[74],"to":[75,130,169],"satisfy":[76],"same":[78,110],"input":[79,146],"range.":[80],"Compared":[81],"with":[82],"regular":[84],"Vcm-based":[85],"CDAC,":[86],"technique":[89],"exhibits":[90],"75.1%":[92],"reduction":[93,99],"energy":[96],"ratio":[100,156],"(1/2)":[102],"<sup":[103],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[104],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1/2</sup>":[105],"nonlinearity":[107],"under":[108],"capacitor":[111],"area":[112],"matching":[114],"condition.":[115],"A":[116],"10-bit":[117],"SAR":[118],"ADC":[119,136],"prototype":[120],"designed":[122],"simulated":[124,154],"180-nm":[127],"CMOS":[128],"process":[129],"validate":[131],"technique.":[134],"consumes":[137],"$31.16~\\mu":[138],"\\text{W}$":[139],"1-V":[142],"supply":[143],"range":[147],"[-2":[149],"V,":[150],"2":[151,161],"V].":[152],"signal-to-noise-and-distortion":[155],"61.01":[158],"dB":[159],"at":[160],"MS/s,":[162],"benefited":[163],"redundant":[166],"added":[168],"CDAC.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}