{"id":"https://openalex.org/W2890876318","doi":"https://doi.org/10.1109/tvlsi.2018.2866290","title":"Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs","display_name":"Circuit Performance Shifts Due to Layout-Dependent Stress in Planar and 3D-ICs","publication_year":2018,"publication_date":"2018-09-12","ids":{"openalex":"https://openalex.org/W2890876318","doi":"https://doi.org/10.1109/tvlsi.2018.2866290","mag":"2890876318"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2866290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2866290","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003969347","display_name":"Sravan K. Marella","orcid":"https://orcid.org/0000-0002-2199-8792"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sravan K. Marella","raw_affiliation_strings":["Logic Technology Development, Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2199-8792","affiliations":[{"raw_affiliation_string":"Logic Technology Development, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"raw_orcid":"https://orcid.org/0000-0002-5353-2364","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1975,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.52942889,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"12","first_page":"2907","last_page":"2920"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.7451213598251343},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.6259368658065796},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5442774891853333},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4646871089935303},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4298979341983795},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4185827076435089},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3941413164138794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34095585346221924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33337074518203735},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3293224275112152},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2986757159233093}],"concepts":[{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.7451213598251343},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.6259368658065796},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5442774891853333},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4646871089935303},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4298979341983795},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4185827076435089},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3941413164138794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34095585346221924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33337074518203735},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3293224275112152},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2986757159233093},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2866290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2866290","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2691740555","display_name":null,"funder_award_id":"CCF-1421606","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1503603236","https://openalex.org/W1506428013","https://openalex.org/W1970269511","https://openalex.org/W1982802100","https://openalex.org/W1987176210","https://openalex.org/W1993164156","https://openalex.org/W1999885395","https://openalex.org/W2007427596","https://openalex.org/W2013881560","https://openalex.org/W2029558675","https://openalex.org/W2043890437","https://openalex.org/W2061821008","https://openalex.org/W2086481541","https://openalex.org/W2098823314","https://openalex.org/W2102502584","https://openalex.org/W2115212517","https://openalex.org/W2120475991","https://openalex.org/W2120693500","https://openalex.org/W2125411772","https://openalex.org/W2126084661","https://openalex.org/W2128613910","https://openalex.org/W2140131447","https://openalex.org/W2143770383","https://openalex.org/W2162306874","https://openalex.org/W2169739755","https://openalex.org/W3148003564"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W3093450488","https://openalex.org/W3163301441","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W1522190160","https://openalex.org/W2534942874","https://openalex.org/W3006455351"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,43,65],"approach":[4],"for":[5,177,194],"analyzing":[6],"stress":[7,32,52,94,138],"in":[8,33,55,72,82,89,111,114,163],"2-D":[9],"and":[10,23,58,79,118,125,144,150,173,179,191],"3-D":[11],"integrated":[12],"circuits":[13],"(ICs)":[14],"due":[15],"to":[16,74,104,130,169,187],"postmanufacturing":[17],"thermal":[18,30],"mismatch.":[19],"For":[20,36],"both":[21],"2D-ICs":[22],"3D-ICs,":[24,37],"shallow":[25],"trench":[26],"isolation":[27],"(STI)":[28],"induces":[29],"residual":[31],"active":[34,84,123],"silicon.":[35],"through-silicon":[38],"vias":[39],"(TSVs)":[40],"act":[41],"as":[42],"additional":[44],"source":[45],"of":[46,51,60,99,121],"stress.":[47],"Together,":[48],"the":[49,56,61,77,83,97,100,105,115,122,134,137,157,160],"sources":[50],"cause":[53],"changes":[54,162,176],"delay":[57,172,190],"power":[59,175,193],"circuit.":[62],"We":[63],"develop":[64],"analytical":[66],"model":[67],"based":[68],"on":[69,96],"inclusion":[70],"theory":[71],"micromechanics":[73],"accurately":[75],"estimate":[76],"stresses":[78,109],"strains":[80],"induced":[81],"region":[85],"by":[86],"surrounding":[87],"STI":[88],"a":[90,195],"layout.":[91],"The":[92],"TSV-induced":[93],"depends":[95],"location":[98],"transistor":[101,116,135,164],"with":[102],"respect":[103],"TSVs.":[106],"Therefore,":[107],"these":[108,128],"result":[110],"placement-dependent":[112],"variations":[113,147],"mobilities":[117],"threshold":[119,145],"voltages":[120],"devices,":[124],"we":[126],"propagate":[127],"effects":[129],"circuit-level":[131,189],"performance.":[132],"At":[133,156],"level,":[136,159],"state":[139],"is":[140],"translated":[141],"into":[142],"mobility":[143],"voltage":[146],"using":[148],"piezoresistivity":[149],"band":[151],"deformation":[152],"potential":[153],"models,":[154],"respectively.":[155],"gate":[158],"computed":[161],"electrical":[165],"parameters":[166],"are":[167,184],"used":[168,186],"predict":[170,188],"gate-level":[171],"leakage":[174,192],"single-fingered":[178],"multifingered":[180],"layout":[181],"styles,":[182],"which":[183],"subsequently":[185],"given":[196],"placement.":[197]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}