{"id":"https://openalex.org/W2890739521","doi":"https://doi.org/10.1109/tvlsi.2018.2865595","title":"Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area","display_name":"Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area","publication_year":2018,"publication_date":"2018-09-18","ids":{"openalex":"https://openalex.org/W2890739521","doi":"https://doi.org/10.1109/tvlsi.2018.2865595","mag":"2890739521"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2865595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2865595","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058388725","display_name":"Guancheng Wang","orcid":"https://orcid.org/0000-0002-6391-6257"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Guan Cheng Wang","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101890729","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-9610-0641"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061042931","display_name":"U Seng\u2010Pan","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Seng-Pan U","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5058388725"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.3344,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.58157969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"26","issue":"11","first_page":"2279","last_page":"2289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.692720353603363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6751604080200195},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6462705731391907},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5802986025810242},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5629878044128418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.557166576385498},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5172529816627502},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4587100148200989},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4340386390686035},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39003539085388184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15410304069519043},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14624804258346558},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14301472902297974},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12132993340492249},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07389983534812927},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07063242793083191}],"concepts":[{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.692720353603363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6751604080200195},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6462705731391907},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5802986025810242},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5629878044128418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.557166576385498},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5172529816627502},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4587100148200989},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4340386390686035},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39003539085388184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15410304069519043},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14624804258346558},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14301472902297974},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12132993340492249},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07389983534812927},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07063242793083191},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2865595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2865595","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G344233630","display_name":null,"funder_award_id":"61604180","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3735653146","display_name":null,"funder_award_id":"117/2016/A3","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320323893","display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","ror":"https://ror.org/05vna4324"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1995648121","https://openalex.org/W1999118881","https://openalex.org/W2032844593","https://openalex.org/W2038370925","https://openalex.org/W2050902520","https://openalex.org/W2052276427","https://openalex.org/W2062972648","https://openalex.org/W2101004723","https://openalex.org/W2103254324","https://openalex.org/W2106999185","https://openalex.org/W2117432625","https://openalex.org/W2144216554","https://openalex.org/W2159900105","https://openalex.org/W2164251692","https://openalex.org/W2285437171","https://openalex.org/W2514013094","https://openalex.org/W2586381649","https://openalex.org/W2598433099","https://openalex.org/W2768487568","https://openalex.org/W6663387598","https://openalex.org/W6746000795"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2070883797","https://openalex.org/W2042495646","https://openalex.org/W4386859288","https://openalex.org/W2169811953"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3,16],"calibration":[4,23,45,52,83,100,110],"schemes":[5,101],"to":[6],"correct":[7],"the":[8,32,37,44,55,58,65,71,77,82,86,103,106,109,115],"stage":[9],"gain":[10,33,59],"error":[11],"in":[12,36,70,130,143],"analog-to-digital":[13],"converters.":[14],"The":[15],"approaches":[17],"target":[18],"different":[19],"scenarios,":[20],"either":[21],"better":[22],"accuracy":[24],"or":[25],"less":[26],"digital":[27,72,78],"overhead.":[28],"First,":[29],"we":[30,48,89],"optimize":[31],"calculation":[34,56],"scheme":[35],"conventional":[38],"code":[39],"statistics-based":[40],"approach,":[41],"which":[42,74],"improves":[43],"accuracy.":[46],"Moreover,":[47],"introduce":[49],"a":[50,91,120,138,144],"missing-code-detected":[51],"that":[53],"replaces":[54],"of":[57,67,105],"coefficient":[60],"by":[61],"counting":[62],"and":[63],"multiplying":[64],"number":[66],"missing":[68],"codes":[69],"domain,":[73],"significantly":[75],"simplifies":[76],"implementation.":[79],"To":[80],"eliminate":[81],"dependence":[84],"on":[85,119],"input":[87,107],"signal,":[88,108],"implement":[90],"testing":[92],"signal":[93],"generation":[94],"on-chip.":[95],"We":[96],"also":[97],"compare":[98],"these":[99],"with":[102,123,137],"requirements":[104],"accuracy,":[111],"as":[112,114],"well":[113],"hardware":[116],"overhead":[117],"based":[118],"mathematical":[121],"model":[122],"behavior":[124],"simulations.":[125],"Both":[126],"concepts":[127],"were":[128],"verified":[129],"an":[131],"11-bit":[132],"80-MS/s":[133],"successive":[134],"approximation":[135],"register":[136],"bridge":[139],"digital-to-analog":[140],"converter":[141],"fabricated":[142],"65-nm":[145],"CMOS.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-03T22:45:19.894376","created_date":"2025-10-10T00:00:00"}