{"id":"https://openalex.org/W2892329555","doi":"https://doi.org/10.1109/tvlsi.2018.2864267","title":"A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures","display_name":"A 28-nm 1R1W Two-Port 8T SRAM Macro With Screening Circuitry Against Read Disturbance and Wordline Coupling Noise Failures","publication_year":2018,"publication_date":"2018-09-12","ids":{"openalex":"https://openalex.org/W2892329555","doi":"https://doi.org/10.1109/tvlsi.2018.2864267","mag":"2892329555"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2864267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2864267","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088276903","display_name":"Makoto Yabuuchi","orcid":"https://orcid.org/0000-0003-1515-4726"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Yabuuchi","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":"https://orcid.org/0000-0003-1515-4726","affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041951103","display_name":"Yasumasa Tsukamoto","orcid":"https://orcid.org/0000-0002-0963-6940"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasumasa Tsukamoto","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100989173","display_name":"Hidehiro Fujiwara","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidehiro Fujiwara","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100874528","display_name":"Miki Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Miki Tanaka","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029732445","display_name":"Shinji Shinji","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Shinji","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Renesas Electronics Corporation, Kodaira, Japan"],"raw_orcid":"https://orcid.org/0000-0002-9986-5308","affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5238,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.68292318,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"11","first_page":"2335","last_page":"2344"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6694057583808899},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.639305830001831},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5747174024581909},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5298312306404114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5032231211662292},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4837181866168976},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.4548635184764862},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.428072988986969},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.4127749502658844},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.41117045283317566},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3850758671760559},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3850652575492859},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36360740661621094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33339810371398926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20367580652236938},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1340387463569641},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11586010456085205},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09645730257034302}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6694057583808899},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.639305830001831},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5747174024581909},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5298312306404114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5032231211662292},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4837181866168976},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.4548635184764862},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.428072988986969},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.4127749502658844},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.41117045283317566},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3850758671760559},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3850652575492859},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36360740661621094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33339810371398926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20367580652236938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1340387463569641},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11586010456085205},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09645730257034302},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2864267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2864267","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1488734054","https://openalex.org/W1979684454","https://openalex.org/W1987559308","https://openalex.org/W1998377849","https://openalex.org/W2014993833","https://openalex.org/W2049520384","https://openalex.org/W2064769323","https://openalex.org/W2089002058","https://openalex.org/W2091808869","https://openalex.org/W2118810056","https://openalex.org/W2128743367","https://openalex.org/W2136045454","https://openalex.org/W2141657515","https://openalex.org/W2158933924","https://openalex.org/W2162335740","https://openalex.org/W2292759015","https://openalex.org/W2524971917","https://openalex.org/W2525807338","https://openalex.org/W2526294058","https://openalex.org/W2564315205","https://openalex.org/W2753123646","https://openalex.org/W2784044625","https://openalex.org/W6645315236","https://openalex.org/W6677701225","https://openalex.org/W6680014225"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2159817233","https://openalex.org/W2351439697"],"abstract_inverted_index":{"We":[0],"demonstrate":[1],"a":[2,27,31,61],"1-read/1-write":[3],"two-port":[4],"(2P)":[5],"embedded":[6],"static":[7],"random":[8],"access":[9],"memory":[10],"macro":[11,29,76],"based":[12],"on":[13],"8T":[14],"SRAM":[15,75],"bitcell":[16,55],"with":[17],"an":[18,53],"effective":[19],"scheme":[20],"for":[21,46,65],"design":[22],"of":[23,113],"testability.":[24],"To":[25],"achieve":[26],"smaller":[28],"area,":[30],"differential":[32],"sense":[33],"amplifier":[34],"is":[35,50],"introduced":[36],"to":[37],"read":[38,66],"out":[39],"the":[40,43,90],"data,":[41],"where":[42],"reference":[44],"voltage":[45,94],"reading":[47],"0/1":[48],"data":[49],"generated":[51],"by":[52,107],"unselected":[54],"array.":[56],"In":[57],"addition,":[58],"we":[59],"propose":[60],"screening":[62],"test":[63,109],"circuit":[64],"disturbance":[67],"and":[68],"wordline":[69],"coupling":[70],"noise.":[71],"A":[72],"512-kbit":[73],"2P":[74],"using":[77],"28-nm":[78],"high-K/metal":[79],"gate":[80],"bulk":[81],"CMOS":[82],"technology":[83],"has":[84],"been":[85],"designed,":[86],"confirming":[87],"experimentally":[88],"that":[89],"worst":[91],"minimum":[92],"operation":[93],"(":[95],"<inline-formula":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97,117],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[98],"<tex-math":[99],"notation=\"LaTeX\">$V_{\\text":[100],"{min}}$":[101],"</tex-math></inline-formula>":[102],")":[103],"can":[104],"be":[105],"reproduced":[106],"our":[108],"circuit.":[110],"Bit":[111],"density":[112],"3.16":[114],"Mb/mm":[115],"<sup":[116],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[118],"was":[119],"achieved.":[120]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}