{"id":"https://openalex.org/W2883398075","doi":"https://doi.org/10.1109/tvlsi.2018.2850919","title":"A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme","display_name":"A Calibration-Free/DEM-Free 8-bit 2.4-GS/s Single-Core Digital-to-Analog Converter With a Distributed Biasing Scheme","publication_year":2018,"publication_date":"2018-07-23","ids":{"openalex":"https://openalex.org/W2883398075","doi":"https://doi.org/10.1109/tvlsi.2018.2850919","mag":"2883398075"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2850919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2850919","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077527698","display_name":"F. N. U. Juanda","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Juanda","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-9719-7115","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101786512","display_name":"Wei Shu","orcid":"https://orcid.org/0009-0008-7619-4610"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Wei Shu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-0991-8339","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2164,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.51318274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"11","first_page":"2299","last_page":"2309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.9460361003875732},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.8959226012229919},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8101891279220581},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.590863823890686},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.5891054272651672},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5324006676673889},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5238773226737976},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4695969820022583},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4648178219795227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.425202876329422},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3850388526916504},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.33183425664901733},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.2834688425064087},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2575715482234955},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24866169691085815}],"concepts":[{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.9460361003875732},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.8959226012229919},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8101891279220581},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.590863823890686},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.5891054272651672},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5324006676673889},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5238773226737976},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4695969820022583},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4648178219795227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.425202876329422},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3850388526916504},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.33183425664901733},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.2834688425064087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2575715482234955},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24866169691085815},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2850919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2850919","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/142507","is_oa":false,"landing_page_url":"https://hdl.handle.net/10356/142507","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1548526397","https://openalex.org/W1988045322","https://openalex.org/W1997786207","https://openalex.org/W2002579833","https://openalex.org/W2009169305","https://openalex.org/W2009721543","https://openalex.org/W2021714653","https://openalex.org/W2029461083","https://openalex.org/W2048697158","https://openalex.org/W2098418255","https://openalex.org/W2107876553","https://openalex.org/W2117843175","https://openalex.org/W2124912300","https://openalex.org/W2127460197","https://openalex.org/W2129057069","https://openalex.org/W2142184691","https://openalex.org/W2147781728","https://openalex.org/W2150824877","https://openalex.org/W2167818355","https://openalex.org/W2176122793","https://openalex.org/W2195693430","https://openalex.org/W2334464124","https://openalex.org/W2558013876","https://openalex.org/W2746394700","https://openalex.org/W4241969255","https://openalex.org/W4245979535","https://openalex.org/W6655678623"],"related_works":["https://openalex.org/W2999437256","https://openalex.org/W3208292001","https://openalex.org/W1995410616","https://openalex.org/W1994533151","https://openalex.org/W2329178943","https://openalex.org/W3090646127","https://openalex.org/W2002579833","https://openalex.org/W2999644509","https://openalex.org/W2082348320","https://openalex.org/W2388047823"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,23,29,44,111,147],"calibration-free/dynamic-element-matching-free":[4],"8-bit":[5,137],"2.4-GS/s":[6,138],"single-core":[7],"current-steering":[8],"digital-to-analog":[9],"converter":[10],"(CS-DAC)":[11],"featuring":[12,121],"an":[13],"integral":[14],"nonlinearity":[15,25],"of":[16,26,33,40,47,77],"\u00b10.097":[17],"LSB":[18],"(equivalent":[19],"to":[20],"~11-bit":[21],"accuracy),":[22],"differential":[24],"0.15/-0.05":[27],"LSB,":[28],"spurious-free":[30],"dynamic":[31],"range":[32],">47.8":[34],"dB":[35],"across":[36],"the":[37,70,74,78,88,92,97,141],"Nyquist":[38],"bandwidth":[39],"1.13":[41],"GHz,":[42],"and":[43,81,85,91,100,131],"power":[45],"dissipation":[46],"26.4":[48],"mW":[49],"from":[50],"1.2-/2-V":[51],"supplies.":[52],"These":[53],"attributes":[54],"are":[55],"achieved":[56],"by":[57],"our":[58],"proposed":[59,136],"distributed":[60],"biasing":[61],"scheme,":[62],"which":[63],"largely":[64],"decouples":[65],"two":[66],"critical":[67],"tradeoffs":[68],"in":[69],"CS-DAC-the":[71],"tradeoff":[72],"between":[73,87],"output":[75],"impedance":[76],"current":[79,83,89],"sources":[80],"their":[82],"mismatches":[84,90],"that":[86],"timing":[93],"errors.":[94],"To":[95],"simplify":[96],"CS-DAC":[98,139],"measurements":[99],"hence":[101],"reduced":[102],"costs":[103],"associated":[104],"with":[105,140],"testing":[106],"during":[107],"manufacturing,":[108],"we":[109],"propose":[110],"custom":[112],"built-in":[113,142],"8":[114],"\u00d7":[115],"2.4-Gb/s":[116],"digital":[117],"pattern":[118],"generator":[119],"(DPG)":[120],"low":[122,132],"I/O":[123,129],"pin":[124],"count,":[125],"no":[126],"high-speed":[127],"data":[128],"circuits,":[130],"hardware":[133],"complexity/size.":[134],"The":[135],"DPG":[143],"is":[144],"realized":[145],"using":[146],"commercial":[148],"65-nm":[149],"low-power":[150],"CMOS":[151],"process.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}