{"id":"https://openalex.org/W2810695532","doi":"https://doi.org/10.1109/tvlsi.2018.2847622","title":"A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design","display_name":"A Comprehensive Stochastic Design Methodology for Hold-Timing Resiliency in Voltage-Scalable Design","publication_year":2018,"publication_date":"2018-07-02","ids":{"openalex":"https://openalex.org/W2810695532","doi":"https://doi.org/10.1109/tvlsi.2018.2847622","mag":"2810695532"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2847622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2847622","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091826800","display_name":"Zhengyu Chen","orcid":"https://orcid.org/0000-0001-5811-456X"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhengyu Chen","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA"],"raw_orcid":"https://orcid.org/0000-0001-5811-456X","affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100696529","display_name":"Huanyu Wang","orcid":"https://orcid.org/0000-0002-2715-0805"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huanyu Wang","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-2715-0805","affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060766254","display_name":"Geng Xie","orcid":null},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Geng Xie","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA"],"raw_orcid":"https://orcid.org/0000-0003-2912-7294","affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Science Department, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.2999,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.57356096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"10","first_page":"2118","last_page":"2131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6603394746780396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6334862112998962},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6205616593360901},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.541164219379425},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.519830048084259},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4887404441833496},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4650750160217285},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4509923756122589},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41406911611557007},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34517014026641846},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2506393790245056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20838209986686707},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13150885701179504}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6603394746780396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6334862112998962},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6205616593360901},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.541164219379425},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.519830048084259},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4887404441833496},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4650750160217285},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4509923756122589},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41406911611557007},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34517014026641846},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2506393790245056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20838209986686707},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13150885701179504},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2847622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2847622","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G8092946050","display_name":"XPS: FULL: FP: Design and Synthesis of New Energy-efficient Self-healing Computing Electronics with Real-time Configurability","funder_award_id":"1533656","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1699495354","https://openalex.org/W1964995055","https://openalex.org/W1966733028","https://openalex.org/W1966741973","https://openalex.org/W1967316147","https://openalex.org/W1967709031","https://openalex.org/W1972573758","https://openalex.org/W2030530609","https://openalex.org/W2031390917","https://openalex.org/W2044329085","https://openalex.org/W2079677144","https://openalex.org/W2082597509","https://openalex.org/W2091845619","https://openalex.org/W2102587899","https://openalex.org/W2114336500","https://openalex.org/W2122144284","https://openalex.org/W2131833150","https://openalex.org/W2132844001","https://openalex.org/W2140823559","https://openalex.org/W2142213725","https://openalex.org/W2156464726","https://openalex.org/W2156667996","https://openalex.org/W2168559772","https://openalex.org/W2178304595","https://openalex.org/W2289333215","https://openalex.org/W2485647991","https://openalex.org/W2735184371","https://openalex.org/W3146202403","https://openalex.org/W4233127653"],"related_works":["https://openalex.org/W2237711431","https://openalex.org/W2078506771","https://openalex.org/W2134664711","https://openalex.org/W2370249666","https://openalex.org/W2098316714","https://openalex.org/W2030835619","https://openalex.org/W2009345382","https://openalex.org/W2161524358","https://openalex.org/W1573321145","https://openalex.org/W2800543810"],"abstract_inverted_index":{"In":[0,59],"order":[1],"to":[2,18,30,162,231],"fulfill":[3],"different":[4,57],"demands":[5],"between":[6],"ultralow":[7],"energy":[8],"consumption":[9],"and":[10,92,152,203,261],"high":[11,209,259],"performance,":[12],"integrated":[13],"circuits":[14],"are":[15,156,265],"being":[16,213],"designed":[17],"operate":[19],"across":[20,56,106],"a":[21,64,93,101,120,129,175,224,241],"large":[22],"range":[23],"of":[24,67,117,131,146,149,167,235,248],"supply":[25],"voltages,":[26,260],"in":[27,159,240],"which":[28,41,75],"resiliency":[29],"timing":[31,39,45,90,186],"violation":[32,54],"is":[33,76,125,189],"the":[34,52,87,115,134,144,165,168,171,183,196,216,233,236,246,268,273],"key":[35],"requirement.":[36],"Unfortunately,":[37],"traditional":[38],"analysis":[40,91],"focuses":[42],"on":[43,223],"setup":[44],"tolerance":[46],"for":[47,71,79],"higher":[48],"performance":[49,206,256],"cannot":[50],"model":[51],"hold":[53,73,177,253],"efficiently":[55],"voltages.":[58],"this":[60,160],"paper,":[61],"we":[62,99],"proposed":[63,126,158,172,184,192,269],"complete":[65],"flow":[66],"computationally":[68],"efficient":[69],"methodology":[70,105],"guaranteeing":[72],"margin,":[74],"particularly":[77],"important":[78],"low-power":[80],"devices,":[81],"e.g.,":[82],"Internet-of-Things":[83],"devices.":[84],"Leveraging":[85],"both":[86],"conventional":[88,217,274],"static":[89],"most":[94],"probable":[95],"point":[96],"(MPP)":[97],"theory,":[98],"develop":[100],"new":[102],"hold-timing":[103],"closure":[104,219],"voltages":[107],"eliminating":[108,133],"expensive":[109],"Monte":[110],"Carlo":[111],"simulation.":[112],"To":[113],"improve":[114,164],"efficiency":[116],"locating":[118],"MPP,":[119],"novel":[121,139,176],"MPP":[122],"search":[123],"method":[124],"that":[127,245],"employs":[128],"set":[130],"approximation":[132],"time-consuming":[135],"iterative":[136],"search.":[137],"Several":[138],"modeling":[140,173],"techniques,":[141,174],"such":[142],"as":[143],"incorporation":[145],"nonlinear":[147],"behaviors":[148],"circuit":[150],"operations":[151],"correlation":[153],"coefficient":[154],"modeling,":[155],"also":[157],"paper":[161],"significantly":[163],"accuracy":[166],"design.":[169],"With":[170],"resilient":[178,187],"design":[179,193,218,276],"technique":[180,194,270],"equipped":[181],"with":[182,215,272],"variation-aware":[185],"flip-flop":[188],"developed.":[190],"The":[191,238],"eliminates":[195],"excessive":[197],"hold-fixing":[198],"operation":[199],"at":[200,208,258],"low":[201],"voltage":[202],"its":[204],"associated":[205],"degradation":[207],"voltage,":[210],"whereas":[211],"still":[212],"compatible":[214],"flow.":[220],"Design":[221],"example":[222],"voltage-scalable":[225],"digital":[226,275],"signal":[227],"processor":[228],"was":[229],"used":[230],"demonstrate":[232],"potential":[234],"technique.":[237,277],"result":[239],"45-nm":[242],"technology":[243],"shows":[244],"elimination":[247],"more":[249],"than":[250],"20":[251],"000":[252],"buffers,":[254],"23%":[255],"improvement":[257],"7%":[262],"area":[263],"saving":[264],"achieved":[266],"using":[267],"compared":[271]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}