{"id":"https://openalex.org/W2810056767","doi":"https://doi.org/10.1109/tvlsi.2018.2846298","title":"A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing","display_name":"A Design of Autonomous Error-Tolerant Architectures for Massively Parallel Computing","publication_year":2018,"publication_date":"2018-07-02","ids":{"openalex":"https://openalex.org/W2810056767","doi":"https://doi.org/10.1109/tvlsi.2018.2846298","mag":"2810056767"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2846298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2846298","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020903138","display_name":"Lizheng Liu","orcid":"https://orcid.org/0000-0002-6554-2041"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lizheng Liu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6554-2041","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071243431","display_name":"Yi Jin","orcid":"https://orcid.org/0000-0003-4335-6691"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Jin","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100739893","display_name":"Yi Liu","orcid":"https://orcid.org/0000-0002-4066-689X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Liu","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103281519","display_name":"Ning Ma","orcid":"https://orcid.org/0000-0002-7589-9749"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ning Ma","raw_affiliation_strings":["School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006594466","display_name":"Yuxiang Huan","orcid":"https://orcid.org/0000-0002-9155-1451"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Yuxiang Huan","raw_affiliation_strings":["School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden"],"raw_orcid":"https://orcid.org/0000-0002-9155-1451","affiliations":[{"raw_affiliation_string":"School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043039025","display_name":"Zhuo Zou","orcid":"https://orcid.org/0000-0002-8546-1329"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuo Zou","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8546-1329","affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101565820","display_name":"Li\u2010Rong Zheng","orcid":"https://orcid.org/0000-0001-9588-0239"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Lirong Zheng","raw_affiliation_strings":["School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden"],"raw_orcid":"https://orcid.org/0000-0001-9588-0239","affiliations":[{"raw_affiliation_string":"School of Information and Communication Technology, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3788,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61604976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":"10","first_page":"2143","last_page":"2154"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9617000222206116,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7439112663269043},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6841003894805908},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6755472421646118},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.6117066144943237},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6085442900657654},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5326570868492126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4906870126724243},{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.4819226562976837},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4469866454601288},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.428123414516449},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4244327247142792},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.378031849861145},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2945343255996704},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.18389254808425903},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12245026230812073},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10508909821510315},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.09988656640052795}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7439112663269043},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6841003894805908},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6755472421646118},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.6117066144943237},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6085442900657654},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5326570868492126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4906870126724243},{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.4819226562976837},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4469866454601288},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.428123414516449},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4244327247142792},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.378031849861145},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2945343255996704},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.18389254808425903},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12245026230812073},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10508909821510315},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.09988656640052795},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2846298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2846298","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W1695065985","https://openalex.org/W1885641908","https://openalex.org/W1923192937","https://openalex.org/W1972827198","https://openalex.org/W1975482171","https://openalex.org/W2011837598","https://openalex.org/W2014215998","https://openalex.org/W2056717940","https://openalex.org/W2100790116","https://openalex.org/W2117357818","https://openalex.org/W2119167462","https://openalex.org/W2125979140","https://openalex.org/W2127283052","https://openalex.org/W2132721844","https://openalex.org/W2136668808","https://openalex.org/W2147801838","https://openalex.org/W2151039403","https://openalex.org/W2163627834","https://openalex.org/W2327625289","https://openalex.org/W2518248025","https://openalex.org/W2535363131","https://openalex.org/W2583857261","https://openalex.org/W2776926928","https://openalex.org/W2791598392","https://openalex.org/W4241326154","https://openalex.org/W4242249272","https://openalex.org/W6675403037","https://openalex.org/W6678843138","https://openalex.org/W6728989190"],"related_works":["https://openalex.org/W1749592617","https://openalex.org/W2537369590","https://openalex.org/W2116473596","https://openalex.org/W2007710086","https://openalex.org/W2110991008","https://openalex.org/W2126481660","https://openalex.org/W2068711101","https://openalex.org/W3182233882","https://openalex.org/W2170346295","https://openalex.org/W2358210862"],"abstract_inverted_index":{"The":[0,75,85,130],"massively":[1],"parallel":[2],"computing":[3],"systems":[4],"composed":[5],"of":[6,92,108,122,137,141,155,167],"many":[7],"processors":[8],"are":[9,175],"connected":[10],"on":[11,29,81,181,187],"chips,":[12],"which":[13],"will":[14,145],"become":[15],"more":[16,18],"and":[17,20,52,169],"complex":[19],"unreliable.":[21],"This":[22],"paper":[23],"presents":[24],"an":[25,53],"error-tolerant":[26,32,90,126],"design":[27],"based":[28,80],"the":[30,72,89,93,99,105,117,125,134,138,142,151,156,162,165,170,182,188,192],"autonomous":[31],"(AET)":[33],"architecture":[34,95,166],"that":[35,88,133,164],"aims":[36],"to":[37,49,59,70,150],"have":[38],"a":[39,109],"self-repairing":[40],"capability.":[41],"A":[42,63],"nearby":[43],"error":[44,184,190],"sensing":[45],"mechanism":[46,67],"is":[47,57,68,78,96,112,128],"designed":[48],"discover":[50],"faults,":[51],"active":[54],"evolution":[55],"scheme":[56],"studied":[58],"handle":[60],"unrecoverable":[61],"errors.":[62],"circuit":[64],"backup":[65],"switching":[66],"proposed":[69,94],"bypass":[71],"failed":[73],"nodes.":[74],"board-level":[76],"prototype":[77],"implemented":[79],"dual-core":[82],"embedded":[83],"processors.":[84],"analysis":[86],"shows":[87],"capability":[91,127],"better":[97],"than":[98,114],"conventional":[100],"multimodular":[101],"redundant":[102],"system":[103,120,144],"when":[104],"failure":[106],"rate":[107],"single":[110],"core":[111],"less":[113],"0.7.":[115],"In":[116],"AET":[118,143,168],"test":[119],"consisting":[121],"16":[123],"processors,":[124],"verified.":[129],"results":[131],"show":[132],"relative":[135],"variation":[136],"overall":[139],"performance":[140],"not":[146],"be":[147],"changed":[148],"due":[149],"high":[152],"reliability":[153],"requirements":[154],"system.":[157],"Through":[158],"experimental":[159],"comparison,":[160],"under":[161],"premise":[163],"triple":[171],"modular":[172],"redundancy":[173],"method":[174],"basically":[176],"consistent":[177],"in":[178],"reliability,":[179],"whether":[180],"logical-level":[183],"tolerant":[185],"or":[186],"physical-level":[189],"tolerant,":[191],"former":[193],"has":[194],"lower":[195],"power":[196],"consumption.":[197]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}