{"id":"https://openalex.org/W2809625918","doi":"https://doi.org/10.1109/tvlsi.2018.2844728","title":"Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion","display_name":"Beyond Rail-to-Rail Compliant Current Sources for Mismatch-Insensitive Voltage-to-Time Conversion","publication_year":2018,"publication_date":"2018-06-22","ids":{"openalex":"https://openalex.org/W2809625918","doi":"https://doi.org/10.1109/tvlsi.2018.2844728","mag":"2809625918"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2844728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2844728","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090472178","display_name":"Tejinder Singh Sandhu","orcid":"https://orcid.org/0000-0002-3615-3717"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tejinder Singh Sandhu","raw_affiliation_strings":["VLSI Laboratory, Dalhousie University, Halifax, NS, Canada"],"raw_orcid":"https://orcid.org/0000-0002-3615-3717","affiliations":[{"raw_affiliation_string":"VLSI Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076483141","display_name":"Kamal El\u2010Sankary","orcid":"https://orcid.org/0000-0001-8104-6913"},"institutions":[{"id":"https://openalex.org/I129902397","display_name":"Dalhousie University","ror":"https://ror.org/01e6qks80","country_code":"CA","type":"education","lineage":["https://openalex.org/I129902397"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kamal El-Sankary","raw_affiliation_strings":["VLSI Laboratory, Dalhousie University, Halifax, NS, Canada"],"raw_orcid":"https://orcid.org/0000-0001-8104-6913","affiliations":[{"raw_affiliation_string":"VLSI Laboratory, Dalhousie University, Halifax, NS, Canada","institution_ids":["https://openalex.org/I129902397"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I129902397"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.0932,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40076081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"26","issue":"10","first_page":"2165","last_page":"2169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5244327187538147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4520260989665985},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4497593641281128},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4293784499168396},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4208369255065918},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.41536009311676025},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3651667833328247},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.36429929733276367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34942132234573364},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34917938709259033},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3069148063659668},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.30411916971206665},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23249593377113342},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22006651759147644},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.1481943428516388},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.13524886965751648},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.12309721112251282},{"id":"https://openalex.org/keywords/quantum-mechanics","display_name":"Quantum mechanics","score":0.0822746753692627}],"concepts":[{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5244327187538147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4520260989665985},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4497593641281128},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4293784499168396},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4208369255065918},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.41536009311676025},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3651667833328247},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.36429929733276367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34942132234573364},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34917938709259033},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3069148063659668},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.30411916971206665},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23249593377113342},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22006651759147644},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.1481943428516388},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.13524886965751648},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.12309721112251282},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0822746753692627}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2844728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2844728","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W2017499943","https://openalex.org/W2097811759","https://openalex.org/W2108439882","https://openalex.org/W2157194265","https://openalex.org/W2309451889","https://openalex.org/W2536148471","https://openalex.org/W2564437568"],"related_works":["https://openalex.org/W2080773395","https://openalex.org/W3212531278","https://openalex.org/W2099626417","https://openalex.org/W2019514496","https://openalex.org/W2085450379","https://openalex.org/W3129126528","https://openalex.org/W2354552488","https://openalex.org/W2093117684","https://openalex.org/W2904052411","https://openalex.org/W2109083654"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"beyond":[3,42],"rail-to-rail":[4],"(BR2R)":[5],"compliant":[6],"cascode":[7,24,56],"current":[8,25],"sources":[9,30,69],"to":[10,35,41,88,97],"markedly":[11],"improve":[12],"the":[13,20,43,101],"compliance":[14],"voltage":[15],"and":[16,60,75,90],"output":[17,50],"impedance":[18,51],"of":[19,118],"extensively":[21],"used":[22],"wide-swing":[23,55,102],"source.":[26,57],"The":[27,83,110],"proposed":[28],"BR2R":[29,68,85],"employ":[31],"a":[32,38,106,113,122],"bootstrapping":[33],"technique":[34],"linearly":[36],"charge":[37],"load":[39],"capacitor":[40],"supply":[44],"rails$V_{\\mathrm{":[45],"dd}}$or$gnd$while":[46],"maintaining":[47],"an":[48,53],"improved":[49],"over":[52],"equivalent":[54],"A":[58],"process":[59],"mismatch-insensitive":[61],"differential":[62],"voltage-to-time":[63],"(DVT)":[64],"converter":[65],"employing":[66],"these":[67],"is":[70,93],"fabricated":[71],"in":[72],"65-nm":[73],"CMOS":[74],"occupies$0.021~\\text":[76],"{mm}^{2}$,":[77],"while":[78],"dissipating$47~\\mu":[79],"\\text{W}$at":[80],"1":[81],"V.":[82],"measured":[84],"DVT":[86,104,111],"signal":[87],"noise":[89],"distortion":[91],"ratio":[92,117],"50.2":[94],"dB,":[95],"compared":[96],"38.7":[98],"dB":[99,120],"for":[100,121],"cascode-based":[103],"within":[105],"2-MHz":[107],"input":[108,124],"bandwidth.":[109],"achieves":[112],"common":[114],"mode":[115],"rejection":[116],"35.1":[119],"0.4\u20130.6-V":[123],"common-mode":[125],"range.":[126]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}