{"id":"https://openalex.org/W2806210915","doi":"https://doi.org/10.1109/tvlsi.2018.2840132","title":"Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell","display_name":"Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell","publication_year":2018,"publication_date":"2018-06-07","ids":{"openalex":"https://openalex.org/W2806210915","doi":"https://doi.org/10.1109/tvlsi.2018.2840132","mag":"2806210915"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2840132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2840132","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-3845-4580","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051201566","display_name":"Maoz Vicentowski","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Maoz Vicentowski","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032341525","display_name":"Itamar Levi","orcid":"https://orcid.org/0000-0002-5591-5799"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Itamar Levi","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-5591-5799","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057416540","display_name":"Yoav Weizman","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Yoav Weizman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071090334","display_name":"Osnat Keren","orcid":"https://orcid.org/0000-0002-3101-9551"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Osnat Keren","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-3101-9551","affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":1.8018,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.88569804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"26","issue":"10","first_page":"2180","last_page":"2184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7794153094291687},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7716602087020874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5751084685325623},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5531583428382874},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.5352004170417786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.518267810344696},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4681888818740845},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45712345838546753},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.4184606373310089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.402692586183548},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2311234176158905},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.22691676020622253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2179180085659027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19471287727355957},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.08792504668235779},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0825147032737732}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7794153094291687},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7716602087020874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5751084685325623},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5531583428382874},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.5352004170417786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.518267810344696},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4681888818740845},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45712345838546753},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.4184606373310089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.402692586183548},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2311234176158905},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.22691676020622253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2179180085659027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19471287727355957},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.08792504668235779},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0825147032737732},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2840132","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2840132","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1561984905","https://openalex.org/W1945000243","https://openalex.org/W1972420882","https://openalex.org/W2009393344","https://openalex.org/W2021658647","https://openalex.org/W2053832511","https://openalex.org/W2075544465","https://openalex.org/W2109058848","https://openalex.org/W2109458212","https://openalex.org/W2127596159","https://openalex.org/W2143033765","https://openalex.org/W2149099062","https://openalex.org/W2482021970","https://openalex.org/W2498970880","https://openalex.org/W2540716600","https://openalex.org/W2914572864","https://openalex.org/W4247544866","https://openalex.org/W6633562869","https://openalex.org/W6676534250","https://openalex.org/W6759495720"],"related_works":["https://openalex.org/W2501833663","https://openalex.org/W2127459580","https://openalex.org/W2021034785","https://openalex.org/W2137883557","https://openalex.org/W2242313594","https://openalex.org/W2012956581","https://openalex.org/W2083599385","https://openalex.org/W2547324727","https://openalex.org/W1974687564","https://openalex.org/W4312057941"],"abstract_inverted_index":{"Power":[0],"analysis":[1,111],"attacks":[2],"have":[3],"become":[4],"a":[5,30,59,102],"serious":[6],"threat":[7],"to":[8,44,52,74,123],"security":[9,91],"systems":[10],"by":[11],"enabling":[12],"secret":[13],"data":[14,82],"extraction":[15],"using":[16],"side-channel":[17,45],"leakage":[18,46,85,124],"information.":[19],"Embedded":[20],"memories,":[21],"often":[22],"implemented":[23,100],"with":[24],"6T":[25,72],"SRAM":[26,40,62],"cells,":[27],"serve":[28],"as":[29],"key":[31],"component":[32],"in":[33,101],"many":[34],"of":[35,55,92,119],"these":[36,53],"systems.":[37],"However,":[38],"conventional":[39,71],"cells":[41,98],"are":[42],"prone":[43],"power":[47,125],"attacks.":[48,126],"To":[49,87],"provide":[50],"resiliency":[51,118],"types":[54],"attacks,":[56],"we":[57],"propose":[58],"symmetric":[60],"8T":[61,121],"cell":[63,73,122],"which":[64],"incorporates":[65],"two":[66],"more":[67],"transistors":[68],"than":[69],"the":[70,77,80,84,89,93,117,120],"significantly":[75],"reduce":[76],"correlation":[78],"between":[79],"stored":[81],"and":[83,112],"currents.":[86],"demonstrate":[88],"improved":[90],"suggested":[94],"memory":[95],"array,":[96],"both":[97],"were":[99],"65-nm":[103],"CMOS":[104],"technology.":[105],"Simulation":[106],"results,":[107],"including":[108],"Monte":[109],"Carlo":[110],"signal-to-noise":[113],"ratio":[114],"comparison,":[115],"illustrate":[116]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}