{"id":"https://openalex.org/W2806185338","doi":"https://doi.org/10.1109/tvlsi.2018.2840049","title":"SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability","display_name":"SRAM Circuits for True Random Number Generation Using Intrinsic Bit Instability","publication_year":2018,"publication_date":"2018-06-07","ids":{"openalex":"https://openalex.org/W2806185338","doi":"https://doi.org/10.1109/tvlsi.2018.2840049","mag":"2806185338"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2840049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2840049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":"https://orcid.org/0000-0001-7741-6512","affiliations":[{"raw_affiliation_string":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066577623","display_name":"Sai Bharadwaj Medapuram","orcid":"https://orcid.org/0000-0002-1383-6005"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Bharadwaj Medapuram","raw_affiliation_strings":["School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":"https://orcid.org/0000-0002-1383-6005","affiliations":[{"raw_affiliation_string":"School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046279497","display_name":"Divya Kiran Kadiyala","orcid":"https://orcid.org/0000-0002-2831-6643"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Divya Kiran Kadiyala","raw_affiliation_strings":["Cadence, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2831-6643","affiliations":[{"raw_affiliation_string":"Cadence, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6588,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.865625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"26","issue":"10","first_page":"2027","last_page":"2037"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9158354997634888},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.7737084627151489},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.6843730211257935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6127462387084961},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5993903279304504},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4809931516647339},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.45402225852012634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44641152024269104},{"id":"https://openalex.org/keywords/megabit","display_name":"Megabit","score":0.4313935339450836},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3235848546028137},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31825441122055054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2434844970703125},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22954314947128296},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21635574102401733},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21247032284736633},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10905995965003967},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0846705436706543}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9158354997634888},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.7737084627151489},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.6843730211257935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6127462387084961},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5993903279304504},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4809931516647339},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.45402225852012634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44641152024269104},{"id":"https://openalex.org/C185177783","wikidata":"https://www.wikidata.org/wiki/Q3332814","display_name":"Megabit","level":2,"score":0.4313935339450836},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3235848546028137},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31825441122055054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2434844970703125},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22954314947128296},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21635574102401733},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21247032284736633},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10905995965003967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0846705436706543},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2840049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2840049","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321879","display_name":"Fujitsu","ror":"https://ror.org/038e2g226"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W106627455","https://openalex.org/W1515671919","https://openalex.org/W1517403092","https://openalex.org/W1967388580","https://openalex.org/W2001067488","https://openalex.org/W2004596214","https://openalex.org/W2014010346","https://openalex.org/W2026785404","https://openalex.org/W2046467839","https://openalex.org/W2048999575","https://openalex.org/W2052828598","https://openalex.org/W2069803849","https://openalex.org/W2070767174","https://openalex.org/W2128111793","https://openalex.org/W2144418895","https://openalex.org/W2149648080","https://openalex.org/W2149930948","https://openalex.org/W2150790490","https://openalex.org/W2151679526","https://openalex.org/W2157180100","https://openalex.org/W2172255798","https://openalex.org/W2291918266","https://openalex.org/W2308470952","https://openalex.org/W2345666964","https://openalex.org/W2394928647","https://openalex.org/W2408171098","https://openalex.org/W2408959132","https://openalex.org/W2539201834","https://openalex.org/W2594894269","https://openalex.org/W2611677285","https://openalex.org/W6650704792","https://openalex.org/W6651239023","https://openalex.org/W6682433079","https://openalex.org/W6697097356","https://openalex.org/W6711995335","https://openalex.org/W6825343983"],"related_works":["https://openalex.org/W3134921237","https://openalex.org/W2032644301","https://openalex.org/W2344061241","https://openalex.org/W236957874","https://openalex.org/W2005418990","https://openalex.org/W2109259595","https://openalex.org/W2360514482","https://openalex.org/W4378574941","https://openalex.org/W3029791221","https://openalex.org/W2247946197"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,7,57],"novel":[4],"approach":[5],"to":[6,35,89],"true":[8],"random":[9],"number":[10],"generator":[11],"(TRNG)":[12],"using":[13,60],"SRAM":[14,37,53,64],"circuits.":[15],"The":[16,32],"principles":[17],"of":[18,25,92,96,106],"operation":[19,107],"are":[20,39],"described":[21],"in":[22],"the":[23,46,61,82,85,93,102,114,119],"context":[24],"past":[26],"work":[27],"on":[28,45,56],"integrated":[29],"circuit":[30],"TRNGs.":[31],"required":[33],"modifications":[34],"standard":[36],"arrays":[38,54],"minor":[40],"and":[41,108],"have":[42],"little":[43],"impact":[44],"area.":[47],"Experimental":[48],"results":[49],"from":[50],"large":[51],"1-Mbit":[52],"fabricated":[55],"55-nm":[58],"process":[59],"foundry":[62],"supplied":[63],"cell":[65],"layouts":[66],"show":[67],"good":[68],"results.":[69],"Simple":[70],"helper":[71],"functions,":[72],"suitable":[73],"for":[74,84],"very":[75],"small":[76],"hardware":[77],"implementation,":[78],"allow":[79],"improvement,":[80],"including":[81],"ability":[83],"resulting":[86],"binary":[87],"strings":[88],"pass":[90],"all":[91],"National":[94],"Institute":[95],"Standards":[97],"randomness":[98],"tests.":[99],"We":[100],"describe":[101],"circuits,":[103],"their":[104],"principle":[105],"statistical":[109],"behavior,":[110],"as":[111,113],"well":[112],"underlying":[115],"physical":[116],"mechanisms":[117],"providing":[118],"entropy.":[120]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}