{"id":"https://openalex.org/W2805375037","doi":"https://doi.org/10.1109/tvlsi.2018.2836156","title":"Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches","display_name":"Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches","publication_year":2018,"publication_date":"2018-06-07","ids":{"openalex":"https://openalex.org/W2805375037","doi":"https://doi.org/10.1109/tvlsi.2018.2836156","mag":"2805375037"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2836156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2836156","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034837887","display_name":"Sukarn Agarwal","orcid":"https://orcid.org/0000-0003-1292-3235"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sukarn Agarwal","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034837887"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":3.0296,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.9166463,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"26","issue":"10","first_page":"1881","last_page":"1894"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8464125394821167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8101198673248291},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7740607261657715},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6407620906829834},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5673650503158569},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5569896101951599},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5084491968154907},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5067127346992493},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.49490708112716675},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49145305156707764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44997864961624146},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36703741550445557},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32117050886154175},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16601771116256714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08476060628890991}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8464125394821167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8101198673248291},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7740607261657715},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6407620906829834},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5673650503158569},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5569896101951599},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5084491968154907},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5067127346992493},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.49490708112716675},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49145305156707764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44997864961624146},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36703741550445557},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32117050886154175},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16601771116256714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08476060628890991},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2836156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2836156","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1508745785","https://openalex.org/W1513547380","https://openalex.org/W1941299990","https://openalex.org/W1979955706","https://openalex.org/W1987201308","https://openalex.org/W1988431200","https://openalex.org/W2000005457","https://openalex.org/W2009792503","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2014895289","https://openalex.org/W2033811947","https://openalex.org/W2036853599","https://openalex.org/W2064977311","https://openalex.org/W2067957281","https://openalex.org/W2076675157","https://openalex.org/W2105102111","https://openalex.org/W2120629815","https://openalex.org/W2135365633","https://openalex.org/W2147657366","https://openalex.org/W2156159026","https://openalex.org/W2160428323","https://openalex.org/W2164813972","https://openalex.org/W2169660454","https://openalex.org/W2169875292","https://openalex.org/W2254842828","https://openalex.org/W2344749970","https://openalex.org/W2552027225","https://openalex.org/W2772082621","https://openalex.org/W2981757023","https://openalex.org/W3142248664","https://openalex.org/W4230661076","https://openalex.org/W4231378725","https://openalex.org/W4232921285","https://openalex.org/W4232937019","https://openalex.org/W4245080405","https://openalex.org/W6674416589","https://openalex.org/W6682917345","https://openalex.org/W6728964506"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2081416538","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W4256652509","https://openalex.org/W2140219379"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1],"memory":[2,46],"technologies":[3],"act":[4],"as":[5,33],"a":[6,34,42,59,72,137],"prominent":[7],"choice":[8],"for":[9,66,107],"the":[10,63,78,86,90,95,118,143,157,169,184],"larger":[11],"on-chip":[12],"caches":[13],"on":[14,156],"account":[15],"of":[16,36,58,80,85,97,148,186],"high":[17],"density,":[18],"good":[19],"scalability,":[20],"and":[21,82,111,175],"low":[22],"static":[23],"power":[24],"consumption.":[25],"However,":[26],"costly":[27],"write":[28,144,160],"operations":[29],"reduce":[30],"their":[31],"possibility":[32],"successor":[35],"SRAM.":[37],"To":[38],"mitigate":[39],"this":[40,166],"problem,":[41],"spin-transfer":[43],"torque":[44],"random-access":[45],"(STT-RAM)-SRAM":[47],"hybrid":[48],"cache":[49,55,92],"architecture":[50],"is":[51,62,114,120],"proposed.":[52],"In":[53],"such":[54,108],"architectures,":[56],"allocation":[57,74],"write-intensive":[60],"block":[61,119],"key":[64],"challenge":[65],"energy":[67,83,170],"efficiency.":[68],"This":[69],"paper":[70],"presents":[71],"data":[73,113],"policy":[75],"that":[76,139,165],"reduces":[77,168],"number":[79],"writes":[81],"consumption":[84,171],"STT-RAM":[87],"region":[88,106],"in":[89,104,183],"last-level":[91],"by":[93,172],"considering":[94],"existence":[96],"private":[98,109],"blocks.":[99],"Dataless":[100],"entries":[101,150],"are":[102,128],"allocated":[103],"STT":[105],"blocks,":[110],"actual":[112],"written":[115,121,126],"only":[116],"when":[117],"back":[122],"from":[123,146],"L1.":[124],"Heavily":[125],"blocks":[127],"subsequently":[129],"migrated":[130],"to":[131,141,152],"SRAM":[132,153],"region.":[133],"We":[134],"also":[135],"present":[136],"predictor":[138],"helps":[140],"redirect":[142],"backs":[145],"L1":[147],"dataless":[149],"directly":[151],"region,":[154],"depending":[155],"predicted":[158],"reuse-distance-aware":[159],"intensity.":[161],"Experimental":[162],"evaluation":[163],"shows":[164],"technique":[167],"34.3%":[173],"(19.6%)":[174],"23.3%":[176],"(14.1%),":[177],"respectively,":[178],"over":[179],"two":[180],"existing":[181],"techniques":[182],"case":[185],"dual":[187],"(quad)":[188],"core":[189],"system.":[190]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}