{"id":"https://openalex.org/W2804447187","doi":"https://doi.org/10.1109/tvlsi.2018.2834373","title":"From Design to Test: A High-Speed PRBS","display_name":"From Design to Test: A High-Speed PRBS","publication_year":2018,"publication_date":"2018-05-22","ids":{"openalex":"https://openalex.org/W2804447187","doi":"https://doi.org/10.1109/tvlsi.2018.2834373","mag":"2804447187"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2834373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2834373","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038859230","display_name":"Kehan Zhu","orcid":"https://orcid.org/0000-0001-6604-942X"},"institutions":[{"id":"https://openalex.org/I120156002","display_name":"Boise State University","ror":"https://ror.org/02e3zdp86","country_code":"US","type":"education","lineage":["https://openalex.org/I120156002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kehan Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Boise State University, Boise, ID, USA"],"raw_orcid":"https://orcid.org/0000-0001-6604-942X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Boise State University, Boise, ID, USA","institution_ids":["https://openalex.org/I120156002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028809607","display_name":"Vishal Saxena","orcid":"https://orcid.org/0000-0002-5080-917X"},"institutions":[{"id":"https://openalex.org/I155093810","display_name":"University of Idaho","ror":"https://ror.org/03hbp5t65","country_code":"US","type":"education","lineage":["https://openalex.org/I155093810"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishal Saxena","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Idaho, Moscow, ID, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Idaho, Moscow, ID, USA","institution_ids":["https://openalex.org/I155093810"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.6997,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.69316615,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"10","first_page":"2099","last_page":"2107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pseudorandom-binary-sequence","display_name":"Pseudorandom binary sequence","score":0.8848531246185303},{"id":"https://openalex.org/keywords/autocorrelation","display_name":"Autocorrelation","score":0.6455795764923096},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5430073738098145},{"id":"https://openalex.org/keywords/pseudorandom-number-generator","display_name":"Pseudorandom number generator","score":0.5243421196937561},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4655647277832031},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4524582028388977},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.41326671838760376},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3770056366920471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37632986903190613},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32403087615966797},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.24155840277671814},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.19520965218544006},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19518610835075378},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18597999215126038},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.11028066277503967}],"concepts":[{"id":"https://openalex.org/C128040838","wikidata":"https://www.wikidata.org/wiki/Q1810628","display_name":"Pseudorandom binary sequence","level":3,"score":0.8848531246185303},{"id":"https://openalex.org/C5297727","wikidata":"https://www.wikidata.org/wiki/Q786970","display_name":"Autocorrelation","level":2,"score":0.6455795764923096},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5430073738098145},{"id":"https://openalex.org/C140642157","wikidata":"https://www.wikidata.org/wiki/Q1623338","display_name":"Pseudorandom number generator","level":2,"score":0.5243421196937561},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4655647277832031},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4524582028388977},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.41326671838760376},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3770056366920471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37632986903190613},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32403087615966797},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.24155840277671814},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.19520965218544006},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19518610835075378},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18597999215126038},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.11028066277503967},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2834373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2834373","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W87924570","https://openalex.org/W1546490615","https://openalex.org/W1675705966","https://openalex.org/W1981236334","https://openalex.org/W1987139966","https://openalex.org/W1991694338","https://openalex.org/W1996802604","https://openalex.org/W2024763418","https://openalex.org/W2033226339","https://openalex.org/W2054445359","https://openalex.org/W2067096554","https://openalex.org/W2068809812","https://openalex.org/W2080754221","https://openalex.org/W2092308141","https://openalex.org/W2288227989","https://openalex.org/W2290762097","https://openalex.org/W2318911018","https://openalex.org/W2605431136","https://openalex.org/W2752668300","https://openalex.org/W2757255852","https://openalex.org/W3147616483","https://openalex.org/W4248029963","https://openalex.org/W4285719527","https://openalex.org/W6696318993","https://openalex.org/W6699944688","https://openalex.org/W6735529936"],"related_works":["https://openalex.org/W2359988188","https://openalex.org/W2045537535","https://openalex.org/W2138245574","https://openalex.org/W2348496033","https://openalex.org/W1984852966","https://openalex.org/W2017017227","https://openalex.org/W2979766560","https://openalex.org/W2352578510","https://openalex.org/W2031981640","https://openalex.org/W2072170204"],"abstract_inverted_index":{"A":[0],"full-rate":[1],"parallel":[2,53],"pseudo":[3],"random":[4],"bit":[5],"sequence":[6],"(PRBS)-9":[7],"is":[8],"systematically":[9],"designed":[10,111],"in":[11],"the":[12,26,36,44,65,92,96,99,103,114,131],"IBM":[13],"130-nm":[14],"six-level":[15],"metalization":[16],"SiGe":[17],"BiCMOS":[18],"process":[19],"with":[20,91,117,139],"2.5/3.3-V":[21],"dual":[22],"power":[23],"supplies":[24],"for":[25,61,82],"application":[27],"of":[28,46],"testing":[29],"high-speed":[30],"interconnects.":[31],"The":[32,52],"PRBS":[33,54,73,115,132],"length":[34],"and":[35,48,64,98],"phase":[37],"difference":[38],"between":[39,95],"channels":[40],"are":[41,110,128],"studied":[42],"using":[43],"methods":[45],"autocorrelation":[47,66],"cross":[49],"correlation,":[50],"respectively.":[51],"streams":[55],"can":[56,68,76],"be":[57,69,78],"used":[58,79],"as":[59,71,80],"stimuli":[60,81],"a":[62,72,83],"serializer,":[63],"method":[67],"applied":[70],"checker.":[74],"It":[75],"also":[77],"four-level":[84],"pulse":[85],"amplitude":[86],"modulation-4":[87],"signaling":[88],"format":[89,141],"transmitter":[90],"least":[93],"correlation":[94],"LSB":[97],"MSB":[100],"by":[101],"choosing":[102],"appropriate":[104],"channel":[105],"combinations.":[106],"Two":[107],"prototype":[108],"boards":[109],"to":[112],"test":[113],"along":[116],"an":[118],"on-chip":[119],"type-II":[120],"third-order":[121],"charge-pump":[122],"phase-locked":[123],"loop.":[124],"Signal":[125],"integrity":[126],"issues":[127],"investigated.":[129],"Finally,":[130],"has":[133],"been":[134],"demonstrated":[135],"at":[136,143],"board":[137],"level":[138],"nonreturn-to-zero":[140],"operating":[142],"more":[144],"than":[145],"10":[146],"Gb/s.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}