{"id":"https://openalex.org/W2805634098","doi":"https://doi.org/10.1109/tvlsi.2018.2832607","title":"Hybrid Monolithic 3-D IC Floorplanner","display_name":"Hybrid Monolithic 3-D IC Floorplanner","publication_year":2018,"publication_date":"2018-06-06","ids":{"openalex":"https://openalex.org/W2805634098","doi":"https://doi.org/10.1109/tvlsi.2018.2832607","mag":"2805634098"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2832607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2832607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075645498","display_name":"Abdullah Guler","orcid":"https://orcid.org/0000-0003-2828-0035"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abdullah Guler","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0003-2828-0035","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086131079","display_name":"Niraj K. Jha","orcid":"https://orcid.org/0000-0002-1539-0369"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Niraj K. Jha","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":"https://orcid.org/0000-0002-1539-0369","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.5998,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.66928852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"26","issue":"10","first_page":"1868","last_page":"1880"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5873452425003052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5525375604629517},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5416780710220337},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5198431611061096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.440522164106369},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43653690814971924},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4231944978237152},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4128338694572449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40396013855934143},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34977325797080994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26311245560646057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1586180329322815},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.075376957654953}],"concepts":[{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5873452425003052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5525375604629517},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5416780710220337},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5198431611061096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.440522164106369},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43653690814971924},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4231944978237152},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4128338694572449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40396013855934143},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34977325797080994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26311245560646057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1586180329322815},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.075376957654953},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2832607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2832607","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4965419020","display_name":"SHF: Small: Parasitics-aware Exploration of the FinFET SRAM Design Space","funder_award_id":"1318603","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7760074822","display_name":"SHF: Small: Exploration of the Transistor-level Monolithic 3D SRAM Design Space","funder_award_id":"1714161","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1939710494","https://openalex.org/W1972367194","https://openalex.org/W1987597317","https://openalex.org/W1997252335","https://openalex.org/W2002806561","https://openalex.org/W2013391748","https://openalex.org/W2018749920","https://openalex.org/W2056761961","https://openalex.org/W2073368686","https://openalex.org/W2100740271","https://openalex.org/W2103369846","https://openalex.org/W2103751315","https://openalex.org/W2113341980","https://openalex.org/W2125831674","https://openalex.org/W2128318586","https://openalex.org/W2130923737","https://openalex.org/W2132915653","https://openalex.org/W2137893918","https://openalex.org/W2146664966","https://openalex.org/W2146704626","https://openalex.org/W2147608252","https://openalex.org/W2157629140","https://openalex.org/W2158921969","https://openalex.org/W2161137937","https://openalex.org/W2171825402","https://openalex.org/W2344689375","https://openalex.org/W2406413704","https://openalex.org/W2539349753","https://openalex.org/W2569250791","https://openalex.org/W2581035600","https://openalex.org/W2585097298","https://openalex.org/W2594452194","https://openalex.org/W2745285691","https://openalex.org/W2768265037","https://openalex.org/W2785811542","https://openalex.org/W3141221909","https://openalex.org/W4231740337","https://openalex.org/W4249416173","https://openalex.org/W6654058629","https://openalex.org/W6681424734","https://openalex.org/W6732342490","https://openalex.org/W6732922627"],"related_works":["https://openalex.org/W3094423394","https://openalex.org/W1553422968","https://openalex.org/W2007385019","https://openalex.org/W2046159858","https://openalex.org/W2338273177","https://openalex.org/W2168458994","https://openalex.org/W1955236059","https://openalex.org/W2286729419","https://openalex.org/W1546283453","https://openalex.org/W2470954454"],"abstract_inverted_index":{"With":[0],"continued":[1],"technology":[2],"scaling,":[3],"interconnects":[4],"have":[5],"become":[6],"the":[7,38,60,101,120,133,142,167,179,192,196],"bottleneck":[8,31],"in":[9,16,94,178,185],"further":[10,99],"performance":[11,35],"and":[12,32,42,84,108,151,159,182,202],"power":[13,44,109,157,186,200],"consumption":[14,187],"improvements":[15],"modern":[17],"microprocessors.":[18],"3-D":[19,48,52,123,137],"integrated":[20],"circuits":[21],"(3-D":[22],"ICs)":[23],"provide":[24],"a":[25,112,171],"promising":[26],"approach":[27],"for":[28],"alleviating":[29],"this":[30,129],"enabling":[33],"higher":[34,199,204],"while":[36],"reducing":[37],"footprint":[39,154,180],"area,":[40,106,155],"wirelength,":[41,107,156],"overall":[43],"consumption.":[45,110],"Among":[46],"various":[47],"IC":[49,124,138],"solutions,":[50],"monolithic":[51,68,89,96,122,136,149,173],"ICs":[53],"stand":[54],"out":[55],"as":[56,105],"they":[57],"can":[58],"utilize":[59],"third":[61],"dimension":[62],"most":[63],"efficiently":[64],"owing":[65],"to":[66,98,189],"high-density":[67],"intertier":[69],"vias.":[70],"Monolithic":[71],"integration":[72],"is":[73],"possible":[74],"at":[75,195],"different":[76,95,148],"levels":[77],"of":[78,114,191,198],"granularity:":[79],"block":[80],"level,":[81,83],"gate":[82],"transistor":[85],"level.":[86],"A":[87],"hybrid":[88,121,135,172],"design":[90,102,116,125,174,194],"has":[91],"modules":[92],"implemented":[93],"styles":[97],"optimize":[100],"objectives":[103],"such":[104],"However,":[111],"lack":[113],"electronic":[115],"automation":[117],"tools":[118],"makes":[119],"quite":[126],"challenging.":[127],"In":[128],"paper,":[130],"we":[131],"introduce":[132],"first":[134],"floorplanner.":[139],"We":[140,161],"characterize":[141],"OpenSPARC":[143],"T2":[144],"processor":[145],"core":[146],"using":[147],"implementations":[150],"compare":[152],"their":[153],"consumption,":[158],"temperature.":[160,205],"show,":[162],"via":[163],"simulations,":[164],"that":[165],"under":[166],"same":[168],"timing":[169],"constraint,":[170],"offers":[175],"48.1%":[176],"reduction":[177,184],"area":[181],"14.6%":[183],"compared":[188],"those":[190],"2-D":[193],"cost":[197],"density":[201],"slightly":[203]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}