{"id":"https://openalex.org/W2809435835","doi":"https://doi.org/10.1109/tvlsi.2018.2831665","title":"GPU NTC Process Variation Compensation With Voltage Stacking","display_name":"GPU NTC Process Variation Compensation With Voltage Stacking","publication_year":2018,"publication_date":"2018-06-21","ids":{"openalex":"https://openalex.org/W2809435835","doi":"https://doi.org/10.1109/tvlsi.2018.2831665","mag":"2809435835"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2831665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2831665","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060903516","display_name":"Rafael Trapani Possignolo","orcid":"https://orcid.org/0000-0002-5777-474X"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Trapani Possignolo","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5777-474X","affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048788799","display_name":"Elnaz Ebrahimi","orcid":"https://orcid.org/0000-0002-5646-1178"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elnaz Ebrahimi","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112622151","display_name":"Ehsan K. Ardestani","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ehsan Khish Ardestani","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027781973","display_name":"Alamelu Sankaranarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alamelu Sankaranarayanan","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037072695","display_name":"Jos\u00e9 Luis Briz","orcid":"https://orcid.org/0000-0001-5940-9837"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Luis Briz","raw_affiliation_strings":["University of Zaragoza, Zaragoza, Spain"],"raw_orcid":"https://orcid.org/0000-0001-5940-9837","affiliations":[{"raw_affiliation_string":"University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065936105","display_name":"Jose Renau","orcid":"https://orcid.org/0000-0001-5128-0506"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Renau","raw_affiliation_strings":["University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8505,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.92074296,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"26","issue":"9","first_page":"1713","last_page":"1726"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.7677247524261475},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.752501368522644},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6639368534088135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5548334717750549},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5501615405082703},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49400216341018677},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.43801528215408325},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.4334734082221985},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4149523377418518},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39918020367622375},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3365823030471802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21108022332191467},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.1930035650730133},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.1492946445941925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13404497504234314},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.12106627225875854},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.09079340100288391}],"concepts":[{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.7677247524261475},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.752501368522644},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6639368534088135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5548334717750549},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5501615405082703},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49400216341018677},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.43801528215408325},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.4334734082221985},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4149523377418518},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39918020367622375},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3365823030471802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21108022332191467},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.1930035650730133},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.1492946445941925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13404497504234314},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.12106627225875854},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.09079340100288391},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2831665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2831665","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:zaguan.unizar.es:75456","is_oa":false,"landing_page_url":"http://zaguan.unizar.es/record/75456","pdf_url":null,"source":{"id":"https://openalex.org/S4306401812","display_name":"Zaguan (University of Zaragoza Repository)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I255234318","host_organization_name":"Universidad de Zaragoza","host_organization_lineage":["https://openalex.org/I255234318"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2099833840","display_name":null,"funder_award_id":"CCF-1337278","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4315011736","display_name":null,"funder_award_id":"TIN2016-76635-C2-1-R","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"},{"id":"https://openalex.org/G6625907628","display_name":null,"funder_award_id":"CNS-1318943-001","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7103464661","display_name":null,"funder_award_id":"CCF-1514284","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G931224978","display_name":null,"funder_award_id":"CNS-1059442-003","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320333065","display_name":"Seventh Framework Programme","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1564892798","https://openalex.org/W1592825030","https://openalex.org/W1975422769","https://openalex.org/W1989797406","https://openalex.org/W1994172067","https://openalex.org/W1998525920","https://openalex.org/W2002443462","https://openalex.org/W2011784341","https://openalex.org/W2017099699","https://openalex.org/W2018150881","https://openalex.org/W2027189346","https://openalex.org/W2033597569","https://openalex.org/W2069345435","https://openalex.org/W2073989151","https://openalex.org/W2080592089","https://openalex.org/W2081624924","https://openalex.org/W2082796103","https://openalex.org/W2092340922","https://openalex.org/W2116175063","https://openalex.org/W2117299787","https://openalex.org/W2128317332","https://openalex.org/W2129008162","https://openalex.org/W2133181071","https://openalex.org/W2134953833","https://openalex.org/W2135277685","https://openalex.org/W2145549910","https://openalex.org/W2150283124","https://openalex.org/W2151396120","https://openalex.org/W2166703452","https://openalex.org/W2167357818","https://openalex.org/W2167789865","https://openalex.org/W2168823204","https://openalex.org/W2169137980","https://openalex.org/W2169481106","https://openalex.org/W2170382128","https://openalex.org/W2180675311","https://openalex.org/W2188584063","https://openalex.org/W2273440736","https://openalex.org/W2322662801","https://openalex.org/W2346190054","https://openalex.org/W2403694914","https://openalex.org/W2511547925","https://openalex.org/W2550242828","https://openalex.org/W2757649245","https://openalex.org/W3006997840","https://openalex.org/W3149694916","https://openalex.org/W4285719527","https://openalex.org/W6635099839","https://openalex.org/W6651067023","https://openalex.org/W6656981708","https://openalex.org/W6677377052","https://openalex.org/W6681404619","https://openalex.org/W6687015722","https://openalex.org/W6694513646"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W4376641153","https://openalex.org/W4239401071","https://openalex.org/W4235454973","https://openalex.org/W2050788868","https://openalex.org/W2067224723","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W4302292679","https://openalex.org/W2535784644"],"abstract_inverted_index":{"Near-threshold":[0],"computing":[1,17],"(NTC)":[2],"has":[3],"the":[4,50,56,67,73,88,118,122,133,150,169],"potential":[5],"to":[6,28,48,75,86,121],"significantly":[7],"improve":[8,55],"efficiency":[9],"in":[10,72],"high":[11,111],"throughput":[12],"architectures,":[13],"such":[14],"as":[15,32],"general-purpose":[16],"on":[18,45,107,127,162],"graphic":[19],"processing":[20],"unit":[21],"(GPGPU).":[22],"Nevertheless,":[23],"NTC":[24,74,97,137],"is":[25],"more":[26,105],"sensitive":[27],"process":[29],"variation":[30],"(PV)":[31],"it":[33],"complicates":[34],"power":[35,57],"delivery.":[36],"We":[37,153],"propose":[38],"GPU":[39,84],"stacking,":[40,47],"a":[41,77],"novel":[42],"method":[43],"based":[44],"voltage":[46],"manage":[49],"effects":[51,89],"of":[52,70,90,132,135,149,164],"PV":[53,100],"and":[54,81],"delivery":[58],"simultaneously.":[59],"To":[60],"evaluate":[61],"our":[62,114,143,157],"methodology,":[63],"we":[64,102],"first":[65],"explore":[66],"design":[68],"space":[69],"GPGPUs":[71],"find":[76],"suitable":[78],"baseline":[79],"configuration":[80],"then":[82],"apply":[83],"stacking":[85],"mitigate":[87],"PV.":[91],"When":[92,109],"comparing":[93],"with":[94],"an":[95],"equivalent":[96],"GPGPU":[98],"without":[99],"management,":[101],"achieve":[103],"37%":[104],"performance":[106,134],"average.":[108],"considering":[110],"production":[112],"volume,":[113],"approach":[115,158],"shifts":[116],"all":[117],"chips":[119,145],"closer":[120],"nominal":[123,136,151],"non-PV":[124],"case,":[125],"delivering":[126],"average":[128],"(across":[129],"chips)":[130],"\u224880%":[131],"GPGPU,":[138],"whereas":[139],"when":[140],"not":[141],"using":[142],"technique,":[144],"would":[146],"have":[147],"\u224850%":[148],"performance.":[152,171],"also":[154],"show":[155],"that":[156],"can":[159],"be":[160],"applied":[161],"top":[163],"multifrequency":[165],"domain":[166],"designs,":[167],"improving":[168],"overall":[170]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}