{"id":"https://openalex.org/W2804147079","doi":"https://doi.org/10.1109/tvlsi.2018.2830749","title":"Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion","display_name":"Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion","publication_year":2018,"publication_date":"2018-05-22","ids":{"openalex":"https://openalex.org/W2804147079","doi":"https://doi.org/10.1109/tvlsi.2018.2830749","mag":"2804147079"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2830749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2830749","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091470392","display_name":"Meysam Akbari","orcid":"https://orcid.org/0000-0002-4251-1138"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Meysam Akbari","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran"],"raw_orcid":"https://orcid.org/0000-0002-4251-1138","affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004704443","display_name":"Omid Hashemipour","orcid":"https://orcid.org/0000-0002-9344-9442"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Omid Hashemipour","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043716992","display_name":"Farshad Moradi","orcid":"https://orcid.org/0000-0001-7077-8545"},"institutions":[{"id":"https://openalex.org/I204337017","display_name":"Aarhus University","ror":"https://ror.org/01aj84f44","country_code":"DK","type":"education","lineage":["https://openalex.org/I204337017"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Farshad Moradi","raw_affiliation_strings":["Department of Engineering, Aarhus University, Aarhus, Denmark"],"raw_orcid":"https://orcid.org/0000-0001-7077-8545","affiliations":[{"raw_affiliation_string":"Department of Engineering, Aarhus University, Aarhus, Denmark","institution_ids":["https://openalex.org/I204337017"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.2435,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.79260664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"26","issue":"9","first_page":"1812","last_page":"1816"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6912543773651123},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6300756335258484},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.5546970963478088},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5108292102813721},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5094683766365051},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46645990014076233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44599416851997375},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.280656635761261},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23782595992088318},{"id":"https://openalex.org/keywords/geology","display_name":"Geology","score":0.11267092823982239}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6912543773651123},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6300756335258484},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.5546970963478088},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5108292102813721},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5094683766365051},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46645990014076233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44599416851997375},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.280656635761261},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23782595992088318},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.11267092823982239},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2830749","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2830749","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/7e079781-1b92-4ab3-8e45-514d2d4083b4","is_oa":false,"landing_page_url":"https://pure.au.dk/portal/en/publications/7e079781-1b92-4ab3-8e45-514d2d4083b4","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Akbari, M, Hashemipour, O & Moradi, F 2018, 'Input Offset Estimation of CMOS Integrated Circuits in Weak Inversion', I E E E Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 9, 8362694, pp. 1812-1816. https://doi.org/10.1109/TVLSI.2018.2830749","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1873200617","https://openalex.org/W1977752450","https://openalex.org/W1998168457","https://openalex.org/W2015289250","https://openalex.org/W2031559501","https://openalex.org/W2067097483","https://openalex.org/W2079826846","https://openalex.org/W2097579177","https://openalex.org/W2110033475","https://openalex.org/W2117324805","https://openalex.org/W2123149200","https://openalex.org/W2140823559","https://openalex.org/W2142718365","https://openalex.org/W2152333361","https://openalex.org/W2226559015","https://openalex.org/W2566193534","https://openalex.org/W2942228371","https://openalex.org/W4301253858"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W2248394785","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2501578203","https://openalex.org/W2113108952","https://openalex.org/W3215142653"],"abstract_inverted_index":{"This":[0,57],"brief":[1],"studies":[2],"the":[3,19,29,33,37,40,43,47,63,67,80,88,91,95,107,121],"current":[4,71],"mismatch":[5,53,78],"of":[6,22,42,52,74,90,110],"MOS":[7,25],"transistors":[8,75],"operating":[9],"in":[10],"weak":[11],"inversion":[12],"region.":[13],"Explicit":[14],"formulas":[15],"are":[16,99,123],"derived":[17],"from":[18],"drain-current":[20,30,93],"relationship":[21],"a":[23,111],"long-channel":[24],"transistor.":[26],"By":[27],"referring":[28],"variance":[31],"to":[32,61,86],"gate":[34],"terminal":[35],"under":[36],"small-signal":[38],"conditions,":[39],"dependence":[41],"gate-source":[44],"voltage":[45],"on":[46],"design":[48],"parameters":[49],"and":[50,66,120],"sources":[51],"can":[54],"be":[55],"considered.":[56],"will":[58],"help":[59],"designers":[60],"choose":[62],"optimum":[64],"sizes":[65],"efficient":[68],"gm/IDratio":[69],"for":[70],"offset":[72,109],"reduction":[73],"that":[76],"their":[77],"affects":[79],"circuit":[81],"performance,":[82],"significantly.":[83],"In":[84,105],"order":[85],"confirm":[87],"accuracy":[89],"calculated":[92],"variance,":[94],"hand":[96,118],"analysis":[97],"results":[98,122],"compared":[100,124],"with":[101,125],"MATLAB":[102],"simulator":[103,127],"outputs.":[104],"addition,":[106],"input":[108],"conventional":[112],"folded-cascode":[113],"amplifier":[114],"is":[115],"estimated":[116],"by":[117],"analysis,":[119],"SPICE":[126],"outputs":[128],"through":[129],"Monte":[130],"Carlo":[131],"analysis.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}