{"id":"https://openalex.org/W2801941371","doi":"https://doi.org/10.1109/tvlsi.2018.2828387","title":"Application and Product-Volume-Specific Customization of BEOL Metal Pitch","display_name":"Application and Product-Volume-Specific Customization of BEOL Metal Pitch","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2801941371","doi":"https://doi.org/10.1109/tvlsi.2018.2828387","mag":"2801941371"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2828387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060594809","display_name":"Samuel Pagliarini","orcid":"https://orcid.org/0000-0002-5294-0606"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Samuel N. Pagliarini","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008489466","display_name":"Mehmet Meric Isgenc","orcid":"https://orcid.org/0000-0003-3601-5530"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehmet Meric Isgenc","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076835601","display_name":"Mayler G. A. Martins","orcid":"https://orcid.org/0000-0002-2848-2190"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mayler G. A. Martins","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004024474","display_name":"Lawrence T. Pileggi","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence Pileggi","raw_affiliation_strings":["Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5060594809"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.6438,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70219586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"9","first_page":"1627","last_page":"1636"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.8657767176628113},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8319686055183411},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6510056257247925},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5751837491989136},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45877087116241455},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.4198342561721802},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4191238284111023},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41140782833099365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2931016683578491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22453796863555908},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1877060830593109},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.10850197076797485},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1027006208896637}],"concepts":[{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.8657767176628113},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8319686055183411},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6510056257247925},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5751837491989136},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45877087116241455},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.4198342561721802},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4191238284111023},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41140782833099365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2931016683578491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22453796863555908},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1877060830593109},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.10850197076797485},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1027006208896637},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2828387","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828387","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6100000143051147,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4359113809","display_name":null,"funder_award_id":"HR0011-16-C-0038","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"},{"id":"https://openalex.org/G4839949252","display_name":null,"funder_award_id":"N66001-12-C-2008","funder_id":"https://openalex.org/F4320333051","funder_display_name":"Intelligence Advanced Research Projects Activity"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"},{"id":"https://openalex.org/F4320333051","display_name":"Intelligence Advanced Research Projects Activity","ror":"https://ror.org/01v3fsc55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1489111899","https://openalex.org/W1547254974","https://openalex.org/W1998445468","https://openalex.org/W2014919362","https://openalex.org/W2113222277","https://openalex.org/W2124007645","https://openalex.org/W2140523969","https://openalex.org/W2159287000","https://openalex.org/W2610648557","https://openalex.org/W2611351001","https://openalex.org/W3149318025","https://openalex.org/W3149715914","https://openalex.org/W4254569978","https://openalex.org/W6737678051"],"related_works":["https://openalex.org/W4293114473","https://openalex.org/W1749848917","https://openalex.org/W2026056683","https://openalex.org/W2132665626","https://openalex.org/W1850314507","https://openalex.org/W2022301622","https://openalex.org/W2609117520","https://openalex.org/W2012380465","https://openalex.org/W2303515603","https://openalex.org/W2108396330"],"abstract_inverted_index":{"High-volume":[0],"manufacturing":[1],"of":[2,14,43,56,67,83,118],"integrated":[3],"circuits":[4],"is":[5,21],"what":[6],"drives":[7],"the":[8,12,44,65,69,151],"semiconductor":[9],"industry":[10],"and":[11,28,58,109,130],"scaling":[13,31,42],"CMOS;":[15],"however,":[16],"shrinking":[17],"all":[18,25],"feature":[19],"sizes":[20],"not":[22],"optimal":[23],"for":[24,77,122,126,135],"product":[26,84],"volumes":[27],"applications.":[29],"While":[30],"transistors":[32],"provide":[33,107],"improvement":[34,49],"in":[35,39,50],"performance":[36,57,108],"at":[37,53,98],"power":[38],"general,":[40],"concerted":[41],"back-end-of-line":[45],"(BEOL)":[46],"interconnects":[47],"provides":[48],"density":[51,114],"but":[52],"some":[54],"expense":[55],"quality.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63],"explore":[64],"benefits":[66,111,117],"relaxing":[68],"BEOL":[70,92],"metal":[71,145],"pitches":[72],"as":[73,80,101,103],"a":[74,81,90,136],"tunable":[75],"knob":[76],"application-specific":[78],"optimization":[79],"function":[82],"volume.":[85],"This":[86],"paper":[87],"demonstrates":[88],"that":[89],"relaxed":[91,143],"(r-BEOL)":[93],"methodology":[94],"can":[95],"be":[96],"applied":[97],"block":[99],"level":[100,105],"well":[102],"chip":[104],"to":[106,149],"quality":[110],"while":[112],"considering":[113],"constraints.":[115],"The":[116],"an":[119],"r-BEOL":[120],"pitch":[121],"power,":[123],"timing,":[124],"design":[125],"manufacturability,":[127],"routing":[128],"congestion,":[129],"signal":[131],"integrity":[132],"are":[133,147],"considered":[134],"16-nm":[137],"FinFET":[138],"technology.":[139],"Silicon":[140],"results":[141],"using":[142],"M4-M7":[144],"layers":[146],"used":[148],"validate":[150],"simulation":[152],"comparisons.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}