{"id":"https://openalex.org/W2800495166","doi":"https://doi.org/10.1109/tvlsi.2018.2828301","title":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","display_name":"Cascade and <i>LC</i> Ladder-Based Filter Realizations Using Synchronous Time-Mode Signal Processing","publication_year":2018,"publication_date":"2018-04-30","ids":{"openalex":"https://openalex.org/W2800495166","doi":"https://doi.org/10.1109/tvlsi.2018.2828301","mag":"2800495166"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2828301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828301","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003259623","display_name":"Moataz Abdelfattah","orcid":"https://orcid.org/0000-0001-7187-0503"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Moataz Abdelfattah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon Roberts","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McGill University, Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003259623"],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.45803488,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"26","issue":"9","first_page":"1788","last_page":"1801"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6133887767791748},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.6016952395439148},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5503963828086853},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5134697556495667},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4659394323825836},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4587858021259308},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42846015095710754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3480333685874939},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3292900025844574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2699200212955475},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14885357022285461}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6133887767791748},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.6016952395439148},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5503963828086853},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5134697556495667},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4659394323825836},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4587858021259308},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42846015095710754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3480333685874939},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3292900025844574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2699200212955475},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14885357022285461},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2828301","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828301","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W632292815","https://openalex.org/W1587761359","https://openalex.org/W1977940599","https://openalex.org/W1985864836","https://openalex.org/W1998750020","https://openalex.org/W2026930027","https://openalex.org/W2031424373","https://openalex.org/W2050476983","https://openalex.org/W2055770207","https://openalex.org/W2056070208","https://openalex.org/W2065395739","https://openalex.org/W2081100439","https://openalex.org/W2081616158","https://openalex.org/W2094282675","https://openalex.org/W2094947552","https://openalex.org/W2104057197","https://openalex.org/W2129000887","https://openalex.org/W2133787935","https://openalex.org/W2165093646","https://openalex.org/W2177638304","https://openalex.org/W2288286056","https://openalex.org/W2397557477","https://openalex.org/W2405226465","https://openalex.org/W2520028641","https://openalex.org/W2560521353","https://openalex.org/W2727645749","https://openalex.org/W2758621295","https://openalex.org/W4230496956","https://openalex.org/W6671122803","https://openalex.org/W6696526775","https://openalex.org/W6726497426"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2624061439","https://openalex.org/W2062282356","https://openalex.org/W1993537711","https://openalex.org/W1996076712","https://openalex.org/W2391998174","https://openalex.org/W1998899156","https://openalex.org/W2120279355","https://openalex.org/W2615087047","https://openalex.org/W2115845944"],"abstract_inverted_index":{"Time-based":[0],"circuit":[1,34],"design":[2,38],"is":[3],"becoming":[4],"increasingly":[5],"popular":[6],"due":[7],"to":[8,11],"its":[9],"ability":[10],"overcome":[12],"the":[13,37,45,79,82],"challenges":[14],"imposed":[15],"by":[16],"technology":[17],"scaling":[18],"such":[19],"as":[20],"supply":[21],"voltage":[22],"reduction":[23],"and":[24],"finite":[25],"output":[26],"impedance.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"present":[32],"synchronous":[33],"techniques":[35],"for":[36],"of":[39,48,54,81],"discrete-time":[40],"time-mode":[41],"filters":[42],"based":[43],"on":[44],"operational":[46],"simulation":[47],"LC":[49],"ladders":[50],"or":[51],"a":[52,58,70],"cascade":[53],"bilinear/biquads.":[55],"Operating":[56],"with":[57],"130-kHz":[59],"clock":[60],"frequency,":[61],"two":[62],"low-pass":[63],"filter":[64],"prototypes":[65],"have":[66],"been":[67],"constructed":[68],"in":[69],"1.2-V,":[71],"130-nm":[72],"IBM":[73],"CMOS":[74],"process.":[75],"The":[76],"measurements":[77],"confirm":[78],"validity":[80],"proposed":[83],"approach.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}