{"id":"https://openalex.org/W2800728462","doi":"https://doi.org/10.1109/tvlsi.2018.2828165","title":"Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification","display_name":"Algorithm and VLSI Architecture Design of Proportionate-Type LMS Adaptive Filters for Sparse System Identification","publication_year":2018,"publication_date":"2018-04-27","ids":{"openalex":"https://openalex.org/W2800728462","doi":"https://doi.org/10.1109/tvlsi.2018.2828165","mag":"2800728462"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2828165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828165","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035003941","display_name":"Subrahmanyam Mula","orcid":"https://orcid.org/0000-0001-5092-0524"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subrahmanyam Mula","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0001-5092-0524","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082804113","display_name":"Vinay Chakravarthi Gogineni","orcid":"https://orcid.org/0000-0003-2171-9623"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay Chakravarthi Gogineni","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0003-2171-9623","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034075191","display_name":"Anindya Sundar Dhar","orcid":"https://orcid.org/0000-0001-5288-4715"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anindya Sundar Dhar","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.8864,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.9056061,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"26","issue":"9","first_page":"1750","last_page":"1762"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7773678302764893},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682959794998169},{"id":"https://openalex.org/keywords/adaptive-filter","display_name":"Adaptive filter","score":0.5305685997009277},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.5151852369308472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.445048987865448},{"id":"https://openalex.org/keywords/rate-of-convergence","display_name":"Rate of convergence","score":0.4434422552585602},{"id":"https://openalex.org/keywords/identification","display_name":"Identification (biology)","score":0.42445138096809387},{"id":"https://openalex.org/keywords/least-mean-squares-filter","display_name":"Least mean squares filter","score":0.422555148601532},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4128623306751251},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38433903455734253},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32858961820602417},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2503708004951477},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.18804600834846497}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7773678302764893},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682959794998169},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.5305685997009277},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.5151852369308472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.445048987865448},{"id":"https://openalex.org/C57869625","wikidata":"https://www.wikidata.org/wiki/Q1783502","display_name":"Rate of convergence","level":3,"score":0.4434422552585602},{"id":"https://openalex.org/C116834253","wikidata":"https://www.wikidata.org/wiki/Q2039217","display_name":"Identification (biology)","level":2,"score":0.42445138096809387},{"id":"https://openalex.org/C32617633","wikidata":"https://www.wikidata.org/wiki/Q1426666","display_name":"Least mean squares filter","level":3,"score":0.422555148601532},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4128623306751251},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38433903455734253},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32858961820602417},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2503708004951477},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.18804600834846497},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C59822182","wikidata":"https://www.wikidata.org/wiki/Q441","display_name":"Botany","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2828165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2828165","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W83248765","https://openalex.org/W658090481","https://openalex.org/W659572071","https://openalex.org/W1547069917","https://openalex.org/W1601669156","https://openalex.org/W1658679052","https://openalex.org/W1994222264","https://openalex.org/W2000619624","https://openalex.org/W2006724314","https://openalex.org/W2045965295","https://openalex.org/W2073990453","https://openalex.org/W2098847966","https://openalex.org/W2099464104","https://openalex.org/W2101996193","https://openalex.org/W2102415930","https://openalex.org/W2108816505","https://openalex.org/W2111013824","https://openalex.org/W2129629082","https://openalex.org/W2139092480","https://openalex.org/W2141073784","https://openalex.org/W2143643945","https://openalex.org/W2144572610","https://openalex.org/W2152264220","https://openalex.org/W2153043481","https://openalex.org/W2167229278","https://openalex.org/W2170984917","https://openalex.org/W2256781597","https://openalex.org/W2488876280","https://openalex.org/W2519418681","https://openalex.org/W2524765070","https://openalex.org/W2545249128","https://openalex.org/W2560834097","https://openalex.org/W2617234584","https://openalex.org/W2751165514","https://openalex.org/W4243330440","https://openalex.org/W4301462798","https://openalex.org/W6603384190","https://openalex.org/W6621950476","https://openalex.org/W6681126137","https://openalex.org/W6692043691","https://openalex.org/W6989177583"],"related_works":["https://openalex.org/W2287235845","https://openalex.org/W2138121076","https://openalex.org/W2051390178","https://openalex.org/W2153218171","https://openalex.org/W2586228848","https://openalex.org/W2081837274","https://openalex.org/W2253481662","https://openalex.org/W2357454918","https://openalex.org/W2133133185","https://openalex.org/W2163053524"],"abstract_inverted_index":{"Proportionate-type":[0],"normalized":[1],"LMS":[2,72,135],"(Pt-NLMS)":[3],"family":[4],"of":[5],"adaptive":[6],"filtering":[7],"algorithms":[8,42,66],"for":[9,24,75,83,101,143,161],"sparse":[10],"system":[11],"identification":[12],"pose":[13],"significant":[14],"implementation":[15],"challenges":[16],"due":[17],"to":[18,39,49,59],"their":[19],"high":[20],"computational":[21],"complexity":[22],"especially":[23],"real-time":[25],"applications":[26],"like":[27],"network":[28],"echo":[29],"cancellation.":[30],"In":[31],"this":[32],"paper,":[33],"we":[34],"make":[35],"the":[36,51,64,95,102,107,122,131,147],"first":[37],"attempt":[38],"implement":[40],"Pt-NLMS":[41,53],"in":[43,89,115,128,140,153,158],"hardware.":[44,90],"Several":[45],"reformulations":[46],"are":[47,86],"proposed":[48,103,108],"simplify":[50],"original":[52],"algorithms,":[54],"thereby":[55],"making":[56],"them":[57],"amenable":[58],"realtime":[60],"VLSI":[61],"implementations":[62],"and":[63,78,117,146],"reformulated":[65],"referred":[67],"as":[68],"delayed":[69,79,134],"\u03bc-law":[70],"proportionate":[71],"(DMPLMS)":[73],"algorithm":[74],"white":[76,144],"input":[77,85,145,163],"wavelet":[80],"MPLMS":[81],"(DWMPLMS)":[82],"colored":[84],"then":[87],"implemented":[88,106],"Simulation":[91],"studies":[92],"demonstrate":[93],"that":[94,121],"performance":[96],"loss":[97],"is":[98],"very":[99],"small":[100],"reformulations.":[104],"We":[105],"designs":[109],"considering":[110],"16-bit":[111],"fixed":[112],"point":[113],"representation":[114],"hardware,":[116],"synthesis":[118],"results":[119],"show":[120],"DMPLMS":[123],"architecture":[124,136,149],"with":[125,150],"\u224830%":[126],"increase":[127,152],"hardware":[129,154],"over":[130],"state-of-the-art":[132],"conventional":[133],"achieves":[137,155],"3\u00d7":[138],"improvement":[139,157],"convergence":[141,159],"rate":[142,160],"DWMPLMS":[148],"\u224870%":[151],"10\u00d7":[156],"correlated":[162],"conditions.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}