{"id":"https://openalex.org/W2803022042","doi":"https://doi.org/10.1109/tvlsi.2018.2827262","title":"A Two-Dimensional Associative Processor","display_name":"A Two-Dimensional Associative Processor","publication_year":2018,"publication_date":"2018-04-27","ids":{"openalex":"https://openalex.org/W2803022042","doi":"https://doi.org/10.1109/tvlsi.2018.2827262","mag":"2803022042"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2827262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2827262","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012920132","display_name":"Hasan Erdem Yant\u0131r","orcid":"https://orcid.org/0000-0002-0096-0365"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hasan Erdem Yantir","raw_affiliation_strings":["Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013660772","display_name":"Ahmed M. Eltawil","orcid":"https://orcid.org/0000-0003-1849-083X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed M. Eltawil","raw_affiliation_strings":["Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008034875","display_name":"Fadi Kurdahi","orcid":"https://orcid.org/0000-0002-6982-365X"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fadi J. Kurdahi","raw_affiliation_strings":["Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Center for Embedded and Cyber-physical Systems, University of California, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012920132"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":1.5654,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.83944378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"26","issue":"9","first_page":"1659","last_page":"1670"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11128","display_name":"Transition Metal Oxide Nanomaterials","score":0.9763000011444092,"subfield":{"id":"https://openalex.org/subfields/2507","display_name":"Polymers and Plastics"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8226838111877441},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6908552646636963},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6772280335426331},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6436909437179565},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.56466144323349},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.5384703874588013},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4736945629119873},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4589683711528778},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4355805218219757},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4347212016582489},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42536628246307373},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4177325665950775},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3642396628856659},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.31451547145843506},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3022533059120178},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23003718256950378},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.11143776774406433},{"id":"https://openalex.org/keywords/search-engine","display_name":"Search engine","score":0.10029131174087524},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08296069502830505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8226838111877441},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6908552646636963},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6772280335426331},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6436909437179565},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.56466144323349},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.5384703874588013},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4736945629119873},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4589683711528778},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4355805218219757},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4347212016582489},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42536628246307373},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4177325665950775},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3642396628856659},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31451547145843506},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3022533059120178},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23003718256950378},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.11143776774406433},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.10029131174087524},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08296069502830505},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2827262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2827262","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1026090436","https://openalex.org/W1518399469","https://openalex.org/W1568888158","https://openalex.org/W1686420892","https://openalex.org/W1969349120","https://openalex.org/W1977030506","https://openalex.org/W2010216838","https://openalex.org/W2020704360","https://openalex.org/W2047326647","https://openalex.org/W2069418413","https://openalex.org/W2073818373","https://openalex.org/W2074084814","https://openalex.org/W2089597903","https://openalex.org/W2112181056","https://openalex.org/W2114094169","https://openalex.org/W2130195589","https://openalex.org/W2135407913","https://openalex.org/W2144266482","https://openalex.org/W2148256155","https://openalex.org/W2149055332","https://openalex.org/W2153467097","https://openalex.org/W2154478031","https://openalex.org/W2166964417","https://openalex.org/W2170731400","https://openalex.org/W2276531971","https://openalex.org/W2397312330","https://openalex.org/W2409537375","https://openalex.org/W2554131156","https://openalex.org/W2586950459","https://openalex.org/W2606722458","https://openalex.org/W2607495906","https://openalex.org/W2610338990","https://openalex.org/W2757647500","https://openalex.org/W3152310809","https://openalex.org/W4232751114","https://openalex.org/W4252173333"],"related_works":["https://openalex.org/W3180803030","https://openalex.org/W1575240748","https://openalex.org/W1970751325","https://openalex.org/W3163143851","https://openalex.org/W2993507867","https://openalex.org/W2768900401","https://openalex.org/W2012416568","https://openalex.org/W3025845664","https://openalex.org/W1837030695","https://openalex.org/W1838953706"],"abstract_inverted_index":{"Computing":[0],"based":[1],"on":[2,107],"traditional":[3,40],"approaches":[4],"has":[5],"hit":[6],"its":[7],"limits":[8],"in":[9,133,137],"terms":[10],"of":[11,55,110,129],"scalability":[12],"and":[13,66,92,95,105],"power":[14],"consumption.":[15],"For":[16],"this":[17,70],"reason,":[18],"new":[19],"computing":[20,76,123],"paradigms":[21],"have":[22],"started":[23],"to":[24,28,33],"emerge":[25],"that":[26,131],"aim":[27],"perform":[29],"operations":[30],"directly":[31],"in-memory":[32,41,75,121],"eliminate":[34],"data":[35],"movement":[36],"costs.":[37],"Even":[38],"though":[39],"processor":[42],"architectures":[43],"together":[44,124],"with":[45,125],"emerging":[46],"semiconductor":[47],"technologies":[48,94],"show":[49],"promise":[50],"for":[51],"improving":[52],"the":[53,115],"efficiency":[54],"parallel":[56,122],"computing,":[57],"they":[58],"lack":[59],"some":[60],"vital":[61],"requirements":[62],"such":[63],"as":[64,97],"flexibility":[65,130],"sequential":[67],"execution.":[68],"In":[69],"paper,":[71],"a":[72,108,126],"novel":[73],"2-D":[74],"architecture":[77,84,117],"is":[78,85],"proposed.":[79],"The":[80],"proposed":[81,116],"associative":[82],"processing":[83],"implemented":[86],"by":[87,102],"both":[88],"CMOS/static":[89],"random-access":[90],"memory":[91],"ReRAM":[93],"employed":[96],"an":[98],"accelerator.":[99],"As":[100],"proven":[101],"circuit":[103],"simulations":[104],"comparisons":[106],"variety":[109],"benchmarks":[111],"from":[112],"different":[113],"domains,":[114],"facilitates":[118],"very":[119],"efficient":[120],"high":[127],"degree":[128],"results":[132],"faster":[134],"running":[135],"time":[136],"fundamental":[138],"benchmarks.":[139]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}