{"id":"https://openalex.org/W2801005785","doi":"https://doi.org/10.1109/tvlsi.2018.2823586","title":"A Voltage\u2013Time Model for Memristive Devices","display_name":"A Voltage\u2013Time Model for Memristive Devices","publication_year":2018,"publication_date":"2018-04-20","ids":{"openalex":"https://openalex.org/W2801005785","doi":"https://doi.org/10.1109/tvlsi.2018.2823586","mag":"2801005785"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2823586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2823586","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087356670","display_name":"Nicola Lupo","orcid":"https://orcid.org/0000-0002-6504-4878"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nicola Lupo","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002715573","display_name":"Edoardo Bonizzoni","orcid":"https://orcid.org/0000-0002-8398-8506"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Edoardo Bonizzoni","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012825870","display_name":"Eduardo P\u00e9rez","orcid":"https://orcid.org/0000-0001-7545-9420"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eduardo Perez","raw_affiliation_strings":["Innovations for High Performance Microelectronics, Frankfurt, Germany"],"affiliations":[{"raw_affiliation_string":"Innovations for High Performance Microelectronics, Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066336061","display_name":"Christian Wenger","orcid":"https://orcid.org/0000-0003-3698-2635"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Wenger","raw_affiliation_strings":["Innovations for High Performance Microelectronics, Frankfurt, Germany"],"affiliations":[{"raw_affiliation_string":"Innovations for High Performance Microelectronics, Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026435756","display_name":"Franco Maloberti","orcid":"https://orcid.org/0000-0001-8596-7824"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Maloberti","raw_affiliation_strings":["Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer, and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5087356670"],"corresponding_institution_ids":["https://openalex.org/I25217355"],"apc_list":null,"apc_paid":null,"fwci":1.03,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.77665809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"8","first_page":"1452","last_page":"1460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6769161224365234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6081355214118958},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.588520348072052},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.482465535402298},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48056963086128235},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.463964581489563},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43591606616973877},{"id":"https://openalex.org/keywords/equivalent-series-resistance","display_name":"Equivalent series resistance","score":0.4243814945220947},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31331759691238403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23149526119232178}],"concepts":[{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6769161224365234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6081355214118958},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.588520348072052},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.482465535402298},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48056963086128235},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.463964581489563},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43591606616973877},{"id":"https://openalex.org/C14485415","wikidata":"https://www.wikidata.org/wiki/Q5384730","display_name":"Equivalent series resistance","level":3,"score":0.4243814945220947},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31331759691238403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23149526119232178},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2823586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2823586","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1512867548","https://openalex.org/W1601859223","https://openalex.org/W1813987048","https://openalex.org/W1943178046","https://openalex.org/W1974899890","https://openalex.org/W1995936902","https://openalex.org/W2007898123","https://openalex.org/W2013430383","https://openalex.org/W2080659521","https://openalex.org/W2091322859","https://openalex.org/W2097766299","https://openalex.org/W2106620460","https://openalex.org/W2110697514","https://openalex.org/W2112181056","https://openalex.org/W2113899638","https://openalex.org/W2118980095","https://openalex.org/W2128354370","https://openalex.org/W2129871911","https://openalex.org/W2153690880","https://openalex.org/W2159461700","https://openalex.org/W2162651880","https://openalex.org/W2292872081","https://openalex.org/W2512264695","https://openalex.org/W2538436499","https://openalex.org/W2565428989","https://openalex.org/W2603064927","https://openalex.org/W2760384882","https://openalex.org/W3099125816","https://openalex.org/W3106114372","https://openalex.org/W3151055086","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W3200817179","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W4206468571","https://openalex.org/W4298011929"],"abstract_inverted_index":{"A":[0],"novel":[1],"electrical":[2],"model":[3,36,61,105],"that":[4],"describes":[5],"the":[6,20,24,28,34,52,59,66,78,98,103],"time":[7],"evolution":[8],"of":[9,23,31,58],"oxide":[10],"memristive":[11],"devices":[12,86],"is":[13,62,72],"proposed.":[14],"Starting":[15],"from":[16],"some":[17,48],"considerations":[18],"about":[19],"physical":[21],"characteristics":[22],"resistance":[25],"change":[26],"in":[27,51,77,88],"active":[29],"layer":[30],"these":[32],"devices,":[33],"traditional":[35,79],"based":[37],"on":[38],"a":[39,89],"resistor":[40],"series":[41],"has":[42],"been":[43],"improved":[44],"and":[45,106],"extended,":[46],"solving":[47],"limitations":[49],"pending":[50],"classical":[53],"interpretation.":[54],"The":[55],"low":[56],"complexity":[57],"proposed":[60,104],"very":[63],"profitable":[64],"for":[65,84],"resistive":[67],"memory":[68],"designers":[69],"as":[70],"it":[71],"easy":[73],"to":[74],"be":[75],"integrated":[76],"design":[80],"flows.":[81],"Experimental":[82],"results":[83],"HfO2":[85],"implemented":[87],"250-nm":[90],"BiCMOS":[91],"process":[92],"show":[93],"an":[94],"excellent":[95],"match":[96],"with":[97],"simulations":[99],"achieved":[100],"by":[101],"using":[102],"validate":[107],"its":[108],"effectiveness.":[109]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}