{"id":"https://openalex.org/W2802559652","doi":"https://doi.org/10.1109/tvlsi.2018.2822300","title":"Low-Cost Sorting Network Circuits Using Unary Processing","display_name":"Low-Cost Sorting Network Circuits Using Unary Processing","publication_year":2018,"publication_date":"2018-04-16","ids":{"openalex":"https://openalex.org/W2802559652","doi":"https://doi.org/10.1109/tvlsi.2018.2822300","mag":"2802559652"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2822300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2822300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012903661","display_name":"M. Hassan Najafi","orcid":"https://orcid.org/0000-0002-4655-6229"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Hassan Najafi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090091276","display_name":"David J. Lilja","orcid":"https://orcid.org/0000-0003-3785-8206"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David. J. Lilja","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103212398","display_name":"Marc D. Riedel","orcid":"https://orcid.org/0000-0002-3318-346X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marc D. Riedel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012903661"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":8.4227,"has_fulltext":false,"cited_by_count":74,"citation_normalized_percentile":{"value":0.98141048,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"26","issue":"8","first_page":"1471","last_page":"1480"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/unary-operation","display_name":"Unary operation","score":0.8498740196228027},{"id":"https://openalex.org/keywords/sorting-network","display_name":"Sorting network","score":0.7986910939216614},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7625135183334351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6024994850158691},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5751947164535522},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.26756101846694946},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16881972551345825},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16202595829963684},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13527211546897888},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12845411896705627}],"concepts":[{"id":"https://openalex.org/C78023250","wikidata":"https://www.wikidata.org/wiki/Q657596","display_name":"Unary operation","level":2,"score":0.8498740196228027},{"id":"https://openalex.org/C64540648","wikidata":"https://www.wikidata.org/wiki/Q646477","display_name":"Sorting network","level":4,"score":0.7986910939216614},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7625135183334351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6024994850158691},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5751947164535522},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.26756101846694946},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16881972551345825},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16202595829963684},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13527211546897888},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12845411896705627},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2822300","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2822300","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7317153842","display_name":null,"funder_award_id":"CCF-1408123","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1974796034","https://openalex.org/W1981579145","https://openalex.org/W2003056114","https://openalex.org/W2010588734","https://openalex.org/W2022756205","https://openalex.org/W2041292993","https://openalex.org/W2045353245","https://openalex.org/W2045528456","https://openalex.org/W2046670350","https://openalex.org/W2063073439","https://openalex.org/W2071013649","https://openalex.org/W2077344647","https://openalex.org/W2084074533","https://openalex.org/W2095134476","https://openalex.org/W2098470668","https://openalex.org/W2099690171","https://openalex.org/W2101765144","https://openalex.org/W2104839467","https://openalex.org/W2107082557","https://openalex.org/W2109505265","https://openalex.org/W2118412406","https://openalex.org/W2127574124","https://openalex.org/W2127766448","https://openalex.org/W2130224600","https://openalex.org/W2141389982","https://openalex.org/W2149415591","https://openalex.org/W2151770284","https://openalex.org/W2155323732","https://openalex.org/W2155642174","https://openalex.org/W2156530904","https://openalex.org/W2159671187","https://openalex.org/W2160204225","https://openalex.org/W2171533311","https://openalex.org/W2245204474","https://openalex.org/W2293282867","https://openalex.org/W2344689073","https://openalex.org/W2460688588","https://openalex.org/W2533474659","https://openalex.org/W2579041139","https://openalex.org/W2588253327","https://openalex.org/W2607296094","https://openalex.org/W2608526162","https://openalex.org/W2615878893","https://openalex.org/W2741097114","https://openalex.org/W2768267266","https://openalex.org/W4253300605","https://openalex.org/W4253818737","https://openalex.org/W4300993850","https://openalex.org/W6683652559","https://openalex.org/W6742245309"],"related_works":["https://openalex.org/W2164888609","https://openalex.org/W2365998105","https://openalex.org/W1521404434","https://openalex.org/W2017461851","https://openalex.org/W2131956217","https://openalex.org/W2168577286","https://openalex.org/W2208979138","https://openalex.org/W2094179388","https://openalex.org/W2122685942","https://openalex.org/W4290075327"],"abstract_inverted_index":{"Sorting":[0],"is":[1,26,51,174,189],"a":[2,6,55,61,78,99,108,117,167,190,200],"common":[3],"task":[4],"in":[5,29,60,116,132],"wide":[7],"range":[8],"of":[9,57,101,110,119,130,137,170,179,183,195],"applications":[10,20],"from":[11],"signal":[12],"and":[13,41,81,121,146],"image":[14],"processing":[15],"to":[16,52,84,143,150,205],"switching":[17],"systems.":[18],"For":[19],"that":[21],"require":[22],"high":[23],"performance,":[24],"sorting":[25,85,139],"often":[27],"performed":[28],"hardware":[30],"with":[31,123,176,198],"application-specified":[32],"integrated":[33],"circuits":[34],"or":[35],"field-programmable":[36],"gate":[37],"arrays.":[38],"Hardware":[39],"cost":[40],"power":[42,147],"consumption":[43],"are":[44,95],"the":[45,64,111,124,128,133,151,156,161],"dominant":[46],"concerns.":[47],"The":[48,172,187],"usual":[49],"approach":[50,83,173],"wire":[53],"up":[54,142],"network":[56],"compare-and-swap":[58],"units":[59],"configuration":[62],"called":[63],"Batcher":[65],"(or":[66],"bitonic)":[67],"network.":[68],"Such":[69],"networks":[70,140],"can":[71],"readily":[72],"be":[73],"pipelined.":[74],"This":[75],"paper":[76,165],"proposes":[77],"novel":[79,168],"area-efficient":[80],"power-efficient":[82],"networks,":[86],"based":[87],"on":[88],"\u201cunary":[89],"processing.\u201d":[90],"In":[91],"unary":[92],"processing,":[93],"numbers":[94],"encoded":[96],"uniformly":[97],"by":[98,107,127],"sequence":[100,109],"one":[102],"value":[103,113,125],"(say":[104,114],"1)":[105],"followed":[106],"other":[112],"0)":[115],"stream":[118],"0's":[120],"1's":[122,131],"defined":[126],"fraction":[129],"stream.":[134],"Synthesis":[135],"results":[136],"complete":[138],"show":[141],"92%":[144],"area":[145],"saving":[148],"compared":[149,204],"conventional":[152,206],"binary":[153],"implementations.":[154,207],"However,":[155],"latency":[157],"increases.":[158],"To":[159],"mitigate":[160],"increased":[162],"latency,":[163],"this":[164],"uses":[166],"time-encoding":[169],"data.":[171],"validated":[175],"two":[177],"implementations":[178],"an":[180],"important":[181],"application":[182],"sorting:":[184],"median":[185,196],"filtering.":[186],"result":[188],"low":[191],"cost,":[192],"energy-efficient":[193],"implementation":[194],"filtering":[197],"only":[199],"slight":[201],"accuracy":[202],"loss,":[203]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}