{"id":"https://openalex.org/W2801205959","doi":"https://doi.org/10.1109/tvlsi.2018.2822278","title":"Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder","display_name":"Systematic Design of an Approximate Adder: The Optimized Lower Part Constant-OR Adder","publication_year":2018,"publication_date":"2018-04-19","ids":{"openalex":"https://openalex.org/W2801205959","doi":"https://doi.org/10.1109/tvlsi.2018.2822278","mag":"2801205959"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2822278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2822278","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049482669","display_name":"Ayad Dalloo","orcid":"https://orcid.org/0000-0002-8748-1630"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ayad Dalloo","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany"],"raw_orcid":"https://orcid.org/0000-0002-8748-1630","affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053339383","display_name":"Ardalan Najafi","orcid":"https://orcid.org/0000-0002-6529-4084"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ardalan Najafi","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany"],"raw_orcid":"https://orcid.org/0000-0002-6529-4084","affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050344559","display_name":"Alberto Garc\u00eda-Ortiz","orcid":"https://orcid.org/0000-0002-6461-3864"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Alberto Garcia-Ortiz","raw_affiliation_strings":["Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany"],"raw_orcid":"https://orcid.org/0000-0002-6461-3864","affiliations":[{"raw_affiliation_string":"Institute of Electrodynamics and Microelectronics, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.6779,"has_fulltext":false,"cited_by_count":136,"citation_normalized_percentile":{"value":0.97235601,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"26","issue":"8","first_page":"1595","last_page":"1599"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.98203444480896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6654347777366638},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.6109126210212708},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.47965458035469055},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.4740685820579529},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4176931381225586},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3917256295681},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.251738965511322},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.06975027918815613},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06578052043914795}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.98203444480896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6654347777366638},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.6109126210212708},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.47965458035469055},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.4740685820579529},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4176931381225586},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3917256295681},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.251738965511322},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.06975027918815613},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06578052043914795},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2822278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2822278","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7544828568","display_name":null,"funder_award_id":"GA 763/4-1","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1512375387","https://openalex.org/W1579004116","https://openalex.org/W1979504894","https://openalex.org/W2005652364","https://openalex.org/W2005865544","https://openalex.org/W2035378788","https://openalex.org/W2045294186","https://openalex.org/W2099042481","https://openalex.org/W2124616298","https://openalex.org/W2135089667","https://openalex.org/W2143384051","https://openalex.org/W2155458498","https://openalex.org/W2265166184","https://openalex.org/W2510531184","https://openalex.org/W2768509551","https://openalex.org/W2913808007","https://openalex.org/W3147234326","https://openalex.org/W4212831769","https://openalex.org/W6630947028","https://openalex.org/W6634717524","https://openalex.org/W6674640782"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2112595260","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W3196607417","https://openalex.org/W2013839957"],"abstract_inverted_index":{"Exploiting":[0],"the":[1,14,29,93,102,109],"tradeoff":[2],"between":[3],"accuracy":[4,77],"and":[5,46,53,78],"hardware":[6,79],"cost":[7,103],"has":[8],"a":[9],"tremendous":[10],"potential":[11],"to":[12,108],"improve":[13],"efficiency":[15],"of":[16,76],"integrated":[17],"systems.":[18],"Using":[19],"this":[20,50],"concept,":[21],"numerous":[22],"approximate":[23,60,85],"adders":[24],"have":[25,39],"been":[26,40],"proposed":[27],"in":[28,74],"last":[30],"ten":[31],"years.":[32],"Although":[33],"conceptually":[34],"different,":[35],"all":[36],"previous":[37,72],"architectures":[38],"obtained":[41],"with":[42,88,106],"an":[43,56,83],"ad":[44],"hoc":[45],"nonsystematic":[47],"methodology.":[48],"Instead,":[49],"brief":[51],"generalizes":[52],"systematically":[54],"optimizes":[55],"architectural":[57],"template":[58],"for":[59],"adders.":[61],"The":[62],"outcome,":[63],"called":[64],"optimized":[65],"lower":[66],"part":[67],"constant-OR":[68],"adder":[69,86],"(LOCA),":[70],"outperforms":[71],"approaches":[73],"terms":[75],"cost.":[80],"For":[81],"example,":[82],"8-bit":[84],"implemented":[87],"our":[89],"new":[90],"approach":[91],"improves":[92],"mean":[94],"squared":[95],"error":[96],"by":[97,104],"58.5%,":[98],"while":[99],"simultaneously":[100],"reducing":[101],"7.2%":[105],"respect":[107],"previously":[110],"reported":[111],"best":[112],"architecture.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":23},{"year":2024,"cited_by_count":16},{"year":2023,"cited_by_count":17},{"year":2022,"cited_by_count":23},{"year":2021,"cited_by_count":20},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}