{"id":"https://openalex.org/W2802666948","doi":"https://doi.org/10.1109/tvlsi.2018.2821134","title":"A DfT Insertion Methodology to Scannable Q-Flop Elements","display_name":"A DfT Insertion Methodology to Scannable Q-Flop Elements","publication_year":2018,"publication_date":"2018-04-19","ids":{"openalex":"https://openalex.org/W2802666948","doi":"https://doi.org/10.1109/tvlsi.2018.2821134","mag":"2802666948"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2821134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2821134","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038825894","display_name":"Leonardo Rezende Juracy","orcid":"https://orcid.org/0000-0003-1445-7610"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Leonardo R. Juracy","raw_affiliation_strings":["Chronos Tech, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Chronos Tech, San Diego, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matheus T. Moreira","raw_affiliation_strings":["Chronos Tech, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Chronos Tech, San Diego, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007948704","display_name":"Felipe A. Kuentzer","orcid":"https://orcid.org/0000-0003-3177-372X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Felipe A. Kuentzer","raw_affiliation_strings":["Chronos Tech, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Chronos Tech, San Diego, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexandre M. Amory","raw_affiliation_strings":["Chronos Tech, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Chronos Tech, San Diego, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038825894"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55535311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":"8","first_page":"1609","last_page":"1612"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6088120937347412},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5915073156356812},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.509093701839447},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4711272418498993},{"id":"https://openalex.org/keywords/metastability","display_name":"Metastability","score":0.4457102417945862},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.438916951417923},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.43454283475875854},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41809168457984924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3939964771270752},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3850126266479492},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3397713601589203},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3314053416252136},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2867608666419983},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2691297233104706},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18547403812408447},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15065616369247437},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09731733798980713},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09426429867744446}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6088120937347412},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5915073156356812},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.509093701839447},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4711272418498993},{"id":"https://openalex.org/C89464430","wikidata":"https://www.wikidata.org/wiki/Q849516","display_name":"Metastability","level":2,"score":0.4457102417945862},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.438916951417923},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.43454283475875854},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41809168457984924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3939964771270752},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3850126266479492},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3397713601589203},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3314053416252136},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2867608666419983},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2691297233104706},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18547403812408447},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15065616369247437},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09731733798980713},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09426429867744446},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2821134","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2821134","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4295303489","display_name":null,"funder_award_id":"460205/2014-5","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"},{"id":"https://openalex.org/G6788740310","display_name":null,"funder_award_id":"401839/2013-3","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1546526482","https://openalex.org/W1596371197","https://openalex.org/W2013876999","https://openalex.org/W2029279820","https://openalex.org/W2033045135","https://openalex.org/W2037181413","https://openalex.org/W2101606227","https://openalex.org/W2108085346","https://openalex.org/W2139349254","https://openalex.org/W2491977189"],"related_works":["https://openalex.org/W3208898872","https://openalex.org/W1529280967","https://openalex.org/W2098419840","https://openalex.org/W2489638043","https://openalex.org/W1966764473","https://openalex.org/W2227166741","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2056896932"],"abstract_inverted_index":{"The":[0],"Q-Flop":[1],"is":[2,29],"an":[3],"alternative":[4],"memory":[5],"element":[6],"for":[7],"designs":[8],"that":[9],"are":[10],"prone":[11],"to":[12,33,50,53,91],"metastability.":[13],"It":[14],"has":[15],"been":[16],"substantially":[17],"explored":[18],"by":[19],"past":[20],"research":[21],"work,":[22],"specially":[23],"in":[24,81],"synchronization":[25],"schemes.":[26],"However,":[27],"there":[28],"very":[30],"limited":[31],"support":[32],"test":[34],"insertion":[35,62],"on":[36],"these":[37],"critical":[38],"components.":[39],"This":[40],"brief":[41],"presents":[42],"a":[43,48],"testable":[44],"Q-flop":[45],"cell":[46,80],"and":[47,56,67,87],"methodology":[49],"integrate":[51],"it":[52],"standard":[54],"synthesis":[55],"DfT":[57],"flows,":[58],"allowing":[59],"automated":[60],"scan":[61],"using":[63],"conventional":[64],"sequential":[65],"cells":[66],"commercial":[68],"design":[69],"automation":[70],"solutions.":[71],"Experimental":[72],"results":[73],"explore":[74],"the":[75,78,92],"tradeoffs":[76],"of":[77,83],"proposed":[79],"terms":[82],"silicon":[84],"area,":[85],"energy,":[86],"power":[88],"when":[89],"compared":[90],"original":[93],"Q-flop.":[94]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}