{"id":"https://openalex.org/W2800483444","doi":"https://doi.org/10.1109/tvlsi.2018.2821107","title":"Parallel and Serial Computation in Nanomagnet Logic: An Overview","display_name":"Parallel and Serial Computation in Nanomagnet Logic: An Overview","publication_year":2018,"publication_date":"2018-04-16","ids":{"openalex":"https://openalex.org/W2800483444","doi":"https://doi.org/10.1109/tvlsi.2018.2821107","mag":"2800483444"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2821107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2821107","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027759717","display_name":"Davide Giri","orcid":"https://orcid.org/0000-0003-4101-4516"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Davide Giri","raw_affiliation_strings":["Computer Science Department, Columbia University, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science Department, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025112749","display_name":"Giovanni Causapruno","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Causapruno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009147665","display_name":"Fabrizio Riente","orcid":"https://orcid.org/0000-0003-4147-1098"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Riente","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4147-1098","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.9593,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77441699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"26","issue":"8","first_page":"1427","last_page":"1437"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7309882640838623},{"id":"https://openalex.org/keywords/nanomagnet","display_name":"Nanomagnet","score":0.7107447981834412},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6807619333267212},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5789403915405273},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5309165120124817},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5127630829811096},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4640924334526062},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4616369903087616},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4453910291194916},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41852492094039917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3484136462211609},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.27339649200439453},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25954973697662354},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21185007691383362},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.20593613386154175},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.19933506846427917},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13717424869537354}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7309882640838623},{"id":"https://openalex.org/C131872197","wikidata":"https://www.wikidata.org/wiki/Q3870157","display_name":"Nanomagnet","level":4,"score":0.7107447981834412},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807619333267212},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5789403915405273},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5309165120124817},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5127630829811096},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4640924334526062},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4616369903087616},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4453910291194916},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41852492094039917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3484136462211609},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27339649200439453},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25954973697662354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21185007691383362},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.20593613386154175},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.19933506846427917},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13717424869537354},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C115260700","wikidata":"https://www.wikidata.org/wiki/Q11408","display_name":"Magnetic field","level":2,"score":0.0},{"id":"https://openalex.org/C32546565","wikidata":"https://www.wikidata.org/wiki/Q856711","display_name":"Magnetization","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2821107","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2821107","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W121999459","https://openalex.org/W1539315107","https://openalex.org/W1546944769","https://openalex.org/W1965100953","https://openalex.org/W1967136450","https://openalex.org/W1968724499","https://openalex.org/W1974131907","https://openalex.org/W1994910407","https://openalex.org/W2012763482","https://openalex.org/W2016289935","https://openalex.org/W2022891092","https://openalex.org/W2028294129","https://openalex.org/W2037906217","https://openalex.org/W2040703528","https://openalex.org/W2065310826","https://openalex.org/W2093218262","https://openalex.org/W2095598120","https://openalex.org/W2106885756","https://openalex.org/W2128369966","https://openalex.org/W2165521554","https://openalex.org/W2166930236","https://openalex.org/W2536495254","https://openalex.org/W2568332320","https://openalex.org/W3149204854","https://openalex.org/W4206572362","https://openalex.org/W4245827681","https://openalex.org/W4254516557","https://openalex.org/W6632831659"],"related_works":["https://openalex.org/W2364544765","https://openalex.org/W2243536805","https://openalex.org/W2356140560","https://openalex.org/W2370649629","https://openalex.org/W3080459857","https://openalex.org/W2150009275","https://openalex.org/W2770841929","https://openalex.org/W4321609265","https://openalex.org/W2356714888","https://openalex.org/W2152365648"],"abstract_inverted_index":{"Nanomagnet":[0],"logic":[1,30,70],"(NML)":[2],"is":[3,20,53,82,127],"a":[4,43,56,117],"promising":[5],"technology":[6,9,19],"beyond":[7],"CMOS":[8,24,60],"because":[10],"it":[11,52],"can":[12],"guarantee":[13],"an":[14],"extremely":[15,21],"low-power":[16],"consumption.":[17],"This":[18,126],"different":[22,131],"from":[23],"in":[25,64,111,129,141],"some":[26],"peculiar":[27],"aspects:":[28],"1)":[29],"gates":[31],"and":[32,38,93,108,123,137,139,148],"wires":[33],"have":[34],"the":[35,40,83,106,121],"same":[36],"delay":[37],"2)":[39],"layout":[41],"of":[42,59,90,143],"circuit":[44,149],"influences":[45],"its":[46],"timing":[47],"characteristics.":[48],"With":[49],"these":[50],"characteristics,":[51],"clear":[54],"that":[55],"simple":[57],"mapping":[58],"register-transfer":[61],"level":[62],"circuits":[63,88],"NML":[65,112],"would":[66],"be":[67,73],"inefficient.":[68],"Circuit":[69],"design":[71,86,110],"must":[72],"adapted":[74],"to":[75,85],"this":[76,102],"new":[77],"technology.":[78],"One":[79],"interesting":[80],"aspect":[81],"opportunity":[84],"bit-serial":[87],"instead":[89],"parallel":[91,107],"ones":[92],"achieve":[94],"comparable":[95],"performance":[96],"with":[97,113],"less":[98],"area":[99,146],"occupation.":[100],"In":[101],"paper,":[103],"we":[104],"explore":[105],"serial":[109],"magnetoelastic":[114],"clock":[115],"through":[116],"common":[118],"case":[119],"study:":[120],"multiply":[122],"accumulate":[124],"algorithm.":[125],"designed":[128],"three":[130],"versions":[132],"(fully":[133],"parallel,":[134],"fully":[135],"serial,":[136],"parallel-serial)":[138],"analyzed":[140],"terms":[142],"latency,":[144],"throughput,":[145],"occupation,":[147],"dissipation.":[150]},"counts_by_year":[{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}