{"id":"https://openalex.org/W2803057706","doi":"https://doi.org/10.1109/tvlsi.2018.2820999","title":"Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates","display_name":"Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates","publication_year":2018,"publication_date":"2018-04-16","ids":{"openalex":"https://openalex.org/W2803057706","doi":"https://doi.org/10.1109/tvlsi.2018.2820999","mag":"2803057706"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2820999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2820999","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Hamed Naseri","orcid":"https://orcid.org/0000-0003-0771-7170"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hamed Naseri","raw_affiliation_strings":["Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran","[Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]},{"raw_affiliation_string":"[Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran]","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038449373","display_name":"Somayeh Timarchi","orcid":null},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Somayeh Timarchi","raw_affiliation_strings":["Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran","[Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]},{"raw_affiliation_string":"[Faculty Electrical Engineering, Shahid Beheshti University, Tehran, Iran]","institution_ids":["https://openalex.org/I48379061"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":9.9438,"has_fulltext":false,"cited_by_count":250,"citation_normalized_percentile":{"value":0.98588617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"26","issue":"8","first_page":"1481","last_page":"1493"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9797999858856201,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9652000069618225,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9804655313491821},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8189305067062378},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.6268079280853271},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6123818755149841},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6027461290359497},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5322859883308411},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.525769054889679},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.48629793524742126},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.4397771954536438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4188452363014221},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.417266845703125},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3559207320213318},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.34240296483039856},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33861666917800903},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.19618022441864014},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19018691778182983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18567132949829102},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18281298875808716},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1572175920009613}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9804655313491821},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8189305067062378},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.6268079280853271},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6123818755149841},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6027461290359497},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5322859883308411},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.525769054889679},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.48629793524742126},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.4397771954536438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4188452363014221},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.417266845703125},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3559207320213318},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.34240296483039856},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33861666917800903},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.19618022441864014},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19018691778182983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18567132949829102},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18281298875808716},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1572175920009613},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2820999","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2820999","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W866528690","https://openalex.org/W1863387014","https://openalex.org/W1882870471","https://openalex.org/W1979419155","https://openalex.org/W1984588379","https://openalex.org/W1993091105","https://openalex.org/W1994627436","https://openalex.org/W1995872657","https://openalex.org/W2026630818","https://openalex.org/W2046103068","https://openalex.org/W2108388069","https://openalex.org/W2110134128","https://openalex.org/W2113192550","https://openalex.org/W2119985366","https://openalex.org/W2124278579","https://openalex.org/W2131107384","https://openalex.org/W2131613989","https://openalex.org/W2135955108","https://openalex.org/W2138968074","https://openalex.org/W2140863609","https://openalex.org/W2145113795","https://openalex.org/W2147970500","https://openalex.org/W2154763313","https://openalex.org/W2157218001","https://openalex.org/W2157555699","https://openalex.org/W2159229333","https://openalex.org/W2165299997","https://openalex.org/W2507870178","https://openalex.org/W6638563171","https://openalex.org/W6639370339"],"related_works":["https://openalex.org/W1913026194","https://openalex.org/W2067192709","https://openalex.org/W2142391099","https://openalex.org/W2277626102","https://openalex.org/W3082934935","https://openalex.org/W2148414686","https://openalex.org/W1981364906","https://openalex.org/W2151908724","https://openalex.org/W2803057706","https://openalex.org/W2123990000"],"abstract_inverted_index":{"In":[0,136],"this":[1],"paper,":[2],"novel":[3,52],"circuits":[4,15,48,62,162],"for":[5,154],"XOR/XNOR":[6,56],"and":[7,25,34,78,91,116,172,180],"simultaneous":[8],"XOR-XNOR":[9,54],"functions":[10],"are":[11,16,28,95,163],"proposed.":[12],"The":[13,97,160],"proposed":[14,61,87,111,138,161],"highly":[17],"optimized":[18],"in":[19,67,165],"terms":[20,68,166],"of":[21,59,69,85,133,167,169,183],"the":[22,51,60,83,86,102,110,131,134,137,140,151,170,181],"power":[23,37,71,117],"consumption":[24],"delay,":[26],"which":[27],"due":[29],"to":[30,129,149],"low":[31,35],"output":[32,175],"capacitance":[33],"short-circuit":[36],"dissipation.":[38],"We":[39],"also":[40],"propose":[41],"six":[42],"new":[43,123],"hybrid":[44],"1-bit":[45],"full-adder":[46],"(FA)":[47],"based":[49,100],"on":[50,101],"full-swing":[53],"or":[55],"gates.":[57],"Each":[58],"has":[63],"its":[64],"own":[65],"merits":[66],"speed,":[70],"consumption,":[72],"power-delay":[73],"product":[74],"(PDP),":[75],"driving":[76],"ability,":[77],"so":[79],"on.":[80],"To":[81],"investigate":[82],"performance":[84],"designs,":[88],"extensive":[89],"HSPICE":[90],"Cadence":[92],"Virtuoso":[93],"simulations":[94],"performed.":[96],"simulation":[98],"results,":[99],"65-nm":[103],"CMOS":[104],"process":[105],"technology":[106],"model,":[107],"indicate":[108],"that":[109],"designs":[112],"have":[113],"superior":[114],"speed":[115],"against":[118],"other":[119],"FA":[120],"designs.":[121],"A":[122],"transistor":[124],"sizing":[125],"method":[126],"is":[127,147],"presented":[128],"optimize":[130],"PDP":[132,156],"circuits.":[135],"method,":[139],"numerical":[141],"computation":[142],"particle":[143],"swarm":[144],"optimization":[145],"algorithm":[146],"used":[148],"achieve":[150],"desired":[152],"value":[153],"optimum":[155],"with":[157],"fewer":[158],"iterations.":[159],"investigated":[164],"variations":[168],"supply":[171],"threshold":[173],"voltages,":[174],"capacitance,":[176],"input":[177],"noise":[178],"immunity,":[179],"size":[182],"transistors.":[184]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":44},{"year":2024,"cited_by_count":42},{"year":2023,"cited_by_count":43},{"year":2022,"cited_by_count":43},{"year":2021,"cited_by_count":32},{"year":2020,"cited_by_count":30},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":2}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}