{"id":"https://openalex.org/W2800329759","doi":"https://doi.org/10.1109/tvlsi.2018.2820016","title":"Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method","display_name":"Fast Neural Network Training on FPGA Using Quasi-Newton Optimization Method","publication_year":2018,"publication_date":"2018-04-20","ids":{"openalex":"https://openalex.org/W2800329759","doi":"https://doi.org/10.1109/tvlsi.2018.2820016","mag":"2800329759"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2820016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2820016","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409681","display_name":"Jia Liu","orcid":"https://orcid.org/0000-0002-0892-1539"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jia Liu","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079818170","display_name":"Ruoyu Sang","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruoyu Sang","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108050329","display_name":"Jiajun Li","orcid":"https://orcid.org/0000-0002-3986-9315"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiajun Li","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101672141","display_name":"Tao Zhang","orcid":"https://orcid.org/0000-0003-2317-644X"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Zhang","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100726170","display_name":"Qi\u2010Jun Zhang","orcid":"https://orcid.org/0000-0001-7852-5331"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qijun Zhang","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100409523"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":3.2461,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.92669115,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"26","issue":"8","first_page":"1575","last_page":"1579"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11206","display_name":"Model Reduction and Neural Networks","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3109","display_name":"Statistical and Nonlinear Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11689","display_name":"Adversarial Robustness in Machine Learning","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.873498260974884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588009834289551},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.7490244507789612},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.7367225885391235},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6801477074623108},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5564941763877869},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5386064052581787},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4388169050216675},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43810683488845825},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.42995357513427734},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4296022951602936},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42341822385787964},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4005313515663147},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35436540842056274},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.27086448669433594},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.09992486238479614},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07752138376235962}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.873498260974884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588009834289551},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.7490244507789612},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.7367225885391235},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6801477074623108},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5564941763877869},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5386064052581787},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4388169050216675},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43810683488845825},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.42995357513427734},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4296022951602936},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42341822385787964},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4005313515663147},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35436540842056274},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.27086448669433594},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.09992486238479614},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07752138376235962},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2820016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2820016","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4399102298","display_name":null,"funder_award_id":"61574099","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1524093576","https://openalex.org/W1604185664","https://openalex.org/W2013237284","https://openalex.org/W2123847705","https://openalex.org/W2146858735","https://openalex.org/W2165972424","https://openalex.org/W2211722460","https://openalex.org/W2471988522","https://openalex.org/W2519766976","https://openalex.org/W2523838129","https://openalex.org/W2531676558","https://openalex.org/W2962700793","https://openalex.org/W6726699597","https://openalex.org/W6727533809"],"related_works":["https://openalex.org/W2598944200","https://openalex.org/W2559348759","https://openalex.org/W2220968517","https://openalex.org/W1936382095","https://openalex.org/W2057093945","https://openalex.org/W4317790246","https://openalex.org/W2992303576","https://openalex.org/W2124331456","https://openalex.org/W2613190877","https://openalex.org/W4318602434"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"a":[3],"customized":[4],"and":[5,55,67],"pipelined":[6],"hardware":[7],"implementation":[8,61],"of":[9,58],"the":[10,30,52,59],"quasi-Newton":[11],"(QN)":[12],"method":[13],"on":[14],"field-programmable":[15],"gate":[16],"array":[17],"(FPGA)":[18],"is":[19,35],"proposed":[20,60],"for":[21],"fast":[22],"artificial":[23],"neural":[24,41],"networks":[25],"onsite":[26],"training,":[27],"targeting":[28],"at":[29],"embedded":[31],"applications.":[32],"The":[33],"architecture":[34],"scalable":[36],"to":[37],"cope":[38],"with":[39],"different":[40],"network":[42],"sizes":[43],"while":[44],"it":[45],"supports":[46],"batch-mode":[47],"training.":[48],"Experimental":[49],"results":[50],"demonstrate":[51],"superior":[53],"performance":[54],"power":[56],"efficiency":[57],"over":[62],"CPU,":[63],"graphics":[64],"processing":[65],"unit,":[66],"FPGA":[68],"QN":[69],"implementations.":[70]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}