{"id":"https://openalex.org/W2797799277","doi":"https://doi.org/10.1109/tvlsi.2018.2818021","title":"Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance","display_name":"Reducing Rollback Cost in VLSI Circuits to Improve Fault Tolerance","publication_year":2018,"publication_date":"2018-04-09","ids":{"openalex":"https://openalex.org/W2797799277","doi":"https://doi.org/10.1109/tvlsi.2018.2818021","mag":"2797799277"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2818021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2818021","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026538301","display_name":"Thierry Bonnoit","orcid":"https://orcid.org/0000-0001-5011-1102"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Thierry Bonnoit","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer-Eddine Zergainoh","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michael Nicolaidis","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)"],"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, TIMA, French National Center for Scientific Research, Grenoble Institute of Engineering, University Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]},{"raw_affiliation_string":"TIMA - Techniques de l'Informatique et de la Micro\u00e9lectronique pour l'Architecture des syst\u00e8mes int\u00e9gr\u00e9s (46 avenue F\u00e9lix Viallet 38031 GRENOBLE Cedex 1 - France)","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026538301"],"corresponding_institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.1304,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4617058,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"26","issue":"8","first_page":"1438","last_page":"1451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rollback","display_name":"Rollback","score":0.8607233762741089},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6244369149208069},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6217730641365051},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5447356700897217},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5389478802680969},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5304105877876282},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5108622908592224},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4977419674396515},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4898538291454315},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48059532046318054},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4672289788722992},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.438425213098526},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4208299219608307},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.41808587312698364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4008263349533081},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3805431127548218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.30729323625564575},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2378532886505127},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19167926907539368},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17133629322052002},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.07967838644981384}],"concepts":[{"id":"https://openalex.org/C174220543","wikidata":"https://www.wikidata.org/wiki/Q395307","display_name":"Rollback","level":3,"score":0.8607233762741089},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6244369149208069},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6217730641365051},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5447356700897217},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5389478802680969},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5304105877876282},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5108622908592224},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4977419674396515},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4898538291454315},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48059532046318054},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4672289788722992},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.438425213098526},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4208299219608307},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.41808587312698364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4008263349533081},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3805431127548218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.30729323625564575},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2378532886505127},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19167926907539368},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17133629322052002},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.07967838644981384},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2818021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2818021","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01899156v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01899156","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26 (8), pp.1438-1451. ⟨10.1109/TVLSI.2018.2818021⟩","raw_type":"Journal articles"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1500893261","https://openalex.org/W1566296806","https://openalex.org/W1586112068","https://openalex.org/W1821730155","https://openalex.org/W1912550935","https://openalex.org/W1917311714","https://openalex.org/W2015917466","https://openalex.org/W2039024767","https://openalex.org/W2045115736","https://openalex.org/W2051614723","https://openalex.org/W2058006474","https://openalex.org/W2059729234","https://openalex.org/W2063144194","https://openalex.org/W2073292902","https://openalex.org/W2076602574","https://openalex.org/W2095683370","https://openalex.org/W2096692505","https://openalex.org/W2098649149","https://openalex.org/W2104677471","https://openalex.org/W2108386751","https://openalex.org/W2113626924","https://openalex.org/W2113957173","https://openalex.org/W2121052741","https://openalex.org/W2121395914","https://openalex.org/W2128303695","https://openalex.org/W2134253040","https://openalex.org/W2139072716","https://openalex.org/W2147174930","https://openalex.org/W2151491839","https://openalex.org/W2152513492","https://openalex.org/W2152652532","https://openalex.org/W2169254475","https://openalex.org/W2178304595","https://openalex.org/W2416449194","https://openalex.org/W2465035818","https://openalex.org/W2644354034","https://openalex.org/W3140611278","https://openalex.org/W4236432903","https://openalex.org/W4302932299","https://openalex.org/W6635101240","https://openalex.org/W6678933855","https://openalex.org/W6719668382"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W2774892589","https://openalex.org/W3040935927","https://openalex.org/W2066664769","https://openalex.org/W1993206924","https://openalex.org/W2090290079","https://openalex.org/W2106672998"],"abstract_inverted_index":{"In":[0,52,107],"nanometer":[1],"technologies,":[2],"circuits":[3],"are":[4,76,90],"more":[5,7],"and":[6,16,26,38,43,120],"sensitive":[8],"to":[9,98],"various":[10],"kinds":[11,134],"of":[12,49,101,130,135],"perturbations.":[13],"Alpha":[14],"particles":[15],"atmospheric":[17],"neutrons":[18],"induce":[19,30],"single-event":[20,31],"upsets,":[21],"affecting":[22],"memory":[23],"cells,":[24],"latches,":[25],"flip-flops.":[27],"They":[28],"also":[29],"transients,":[32],"initiated":[33],"in":[34,83,104,132],"the":[35,41,47,53,55,64,73,81,95,128],"combinational":[36],"logic":[37,84],"captured":[39],"by":[40],"latches":[42],"flip-flops":[44],"associated":[45],"with":[46],"outputs":[48],"this":[50,108],"logic.":[51],"past,":[54],"major":[56],"efforts":[57],"were":[58],"related":[59],"on":[60],"memories.":[61],"However,":[62],"as":[63],"whole":[65],"situation":[66],"is":[67],"getting":[68],"worse,":[69],"solutions":[70,93],"that":[71,115],"protect":[72],"entire":[74],"design":[75],"mandatory.":[77],"Solutions":[78],"for":[79,123],"detecting":[80],"error":[82],"functions":[85],"already":[86],"exist,":[87],"but":[88],"there":[89],"only":[91],"few":[92],"allowing":[94],"correction,":[96],"leading":[97],"a":[99,112],"lot":[100],"hardware":[102,118],"overhead":[103],"nonprocessor":[105],"design.":[106],"paper,":[109],"we":[110],"present":[111],"novel":[113],"technique":[114],"includes":[116],"several":[117],"architectures":[119],"an":[121],"algorithm":[122],"their":[124],"implementations,":[125],"which":[126],"reduces":[127],"cost":[129],"rollback":[131],"any":[133],"circuit.":[136]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-03-29T08:15:47.926485","created_date":"2025-10-10T00:00:00"}