{"id":"https://openalex.org/W2798183736","doi":"https://doi.org/10.1109/tvlsi.2018.2817159","title":"Data Reuse Buffer Synthesis Using the Polyhedral Model","display_name":"Data Reuse Buffer Synthesis Using the Polyhedral Model","publication_year":2018,"publication_date":"2018-04-09","ids":{"openalex":"https://openalex.org/W2798183736","doi":"https://doi.org/10.1109/tvlsi.2018.2817159","mag":"2798183736"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2817159","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2817159","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8396231/08333763.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/92/8396231/08333763.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062376251","display_name":"Wim Meeus","orcid":"https://orcid.org/0000-0002-5496-3430"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Wim Meeus","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-5496-3430","affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4477-5313","affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.4612,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59886185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":"7","first_page":"1340","last_page":"1353"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8453127145767212},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7064175605773926},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5914976596832275},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.5890652537345886},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5757638812065125},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5523199439048767},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5389701724052429},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4329868257045746},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4250427782535553},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3956916034221649},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3526664674282074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35096949338912964},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.26079946756362915},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20990872383117676},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12300443649291992}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8453127145767212},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7064175605773926},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5914976596832275},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.5890652537345886},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5757638812065125},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5523199439048767},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5389701724052429},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4329868257045746},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4250427782535553},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3956916034221649},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3526664674282074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35096949338912964},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.26079946756362915},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20990872383117676},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12300443649291992},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2018.2817159","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2817159","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8396231/08333763.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:archive.ugent.be:8681247","is_oa":true,"landing_page_url":"https://biblio.ugent.be/publication/8681247","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN: 1557-9999","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2018.2817159","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2817159","pdf_url":"https://ieeexplore.ieee.org/ielx7/92/8396231/08333763.pdf","source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2879175600","display_name":"Exploiting eXascale Technology with Reconfigurable Architectures","funder_award_id":"671653","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4937468798","display_name":null,"funder_award_id":"H2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6527945561","display_name":null,"funder_award_id":"671653","funder_id":"https://openalex.org/F4320332999","funder_display_name":"Horizon 2020 Framework Programme"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2798183736.pdf","grobid_xml":"https://content.openalex.org/works/W2798183736.grobid-xml"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W1530670596","https://openalex.org/W1553929433","https://openalex.org/W1557559895","https://openalex.org/W1794109639","https://openalex.org/W1969603261","https://openalex.org/W1977813547","https://openalex.org/W1980390491","https://openalex.org/W2001139258","https://openalex.org/W2012571849","https://openalex.org/W2051498260","https://openalex.org/W2071110673","https://openalex.org/W2095761111","https://openalex.org/W2105042925","https://openalex.org/W2141280299","https://openalex.org/W2154740126","https://openalex.org/W2171318521","https://openalex.org/W2538589664","https://openalex.org/W2555717339","https://openalex.org/W4229866061","https://openalex.org/W4236665318","https://openalex.org/W4243297508","https://openalex.org/W4252305820","https://openalex.org/W6632032316","https://openalex.org/W6650616425","https://openalex.org/W6675903460","https://openalex.org/W6682921492"],"related_works":["https://openalex.org/W1903431847","https://openalex.org/W2166021916","https://openalex.org/W1839177134","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W1994884893","https://openalex.org/W2137686989","https://openalex.org/W2375695813","https://openalex.org/W1547984038"],"abstract_inverted_index":{"Current":[0],"high-level":[1],"synthesis":[2,16],"(HLS)":[3],"tools":[4],"for":[5,14,149],"the":[6,15,37,40,62,81,93,97,118,136],"automatic":[7],"design":[8,116],"of":[9,17,39,64,96,117],"computing":[10],"hardware":[11],"perform":[12],"excellently":[13],"computation":[18],"kernels,":[19],"but":[20],"they":[21],"often":[22],"do":[23],"not":[24],"optimize":[25],"memory":[26,30,47,65,75],"bandwidth.":[27],"As":[28,157],"accessing":[29],"is":[31,139,162],"a":[32,55,58,112,122,158],"bottleneck":[33],"in":[34,70,92,102,171],"many":[35],"algorithms,":[36],"performance":[38],"generated":[41],"circuit":[42],"could":[43],"benefit":[44],"substantially":[45],"from":[46],"access":[48],"optimization.":[49],"In":[50],"this":[51,134,160,172],"paper,":[52,135],"we":[53],"present":[54],"method":[56,88,178],"and":[57,105,110,121,130,154,182],"tool":[59],"to":[60,67,78,99,145,164],"automate":[61],"optimization":[63],"accesses":[66],"array":[68],"data":[69,82,90,107,119,155],"HLS":[71,184],"by":[72],"introducing":[73],"local":[74],"tailored":[76],"perfectly":[77],"store":[79],"only":[80],"that":[83,126,176],"are":[84],"used":[85,140],"repeatedly.":[86],"Our":[87],"detects":[89],"reuse":[91,108,128],"source":[94],"code":[95],"algorithm":[98],"be":[100,146,169],"implemented":[101],"hardware,":[103],"selects":[104],"parameterizes":[106],"buffers,":[109],"generates":[111],"register":[113],"transfer":[114],"level":[115],"buffers":[120,129],"matching":[123],"loop":[124,152],"controller":[125],"coordinates":[127],"datapath":[131],"operations.":[132],"Throughout":[133],"polyhedral":[137],"representation":[138],"extensively":[141],"as":[142],"it":[143],"proves":[144],"well":[147],"suited":[148],"calculations":[150],"on":[151],"nests":[153],"accesses.":[156],"consequence,":[159],"paper":[161],"limited":[163],"affine":[165],"programs":[166],"which":[167],"can":[168],"represented":[170],"model.":[173],"Experiments":[174],"show":[175],"our":[177],"outperforms":[179],"state-of-the-art":[180],"academic":[181],"commercial":[183],"tools.":[185]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}