{"id":"https://openalex.org/W2795192717","doi":"https://doi.org/10.1109/tvlsi.2018.2816023","title":"On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses","display_name":"On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses","publication_year":2018,"publication_date":"2018-03-29","ids":{"openalex":"https://openalex.org/W2795192717","doi":"https://doi.org/10.1109/tvlsi.2018.2816023","mag":"2795192717"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2816023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2816023","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043964189","display_name":"Hsin-Pei Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Hsin-Pei Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058932938","display_name":"Chia-Chun Lin","orcid":"https://orcid.org/0000-0002-0136-9825"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Chun Lin","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014356744","display_name":"Chia\u2010Cheng Wu","orcid":"https://orcid.org/0000-0001-9870-8290"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Cheng Wu","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101882689","display_name":"Yung\u2010Chih Chen","orcid":"https://orcid.org/0000-0002-3934-800X"},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chih Chen","raw_affiliation_strings":["Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115602054","display_name":"Chun-Yao Wang","orcid":"https://orcid.org/0000-0002-4536-214X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Yao Wang","raw_affiliation_strings":["Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5043964189"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":2.0872,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.87592961,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"26","issue":"12","first_page":"2842","last_page":"2852"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9514457583427429},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6876150369644165},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.6816506385803223},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6086722016334534},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.596281886100769},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5888299942016602},{"id":"https://openalex.org/keywords/nanodevice","display_name":"Nanodevice","score":0.5483126044273376},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5324344038963318},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5307263135910034},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.5229633450508118},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5027487277984619},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47918641567230225},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4180399477481842},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4100358486175537},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.3312957286834717},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32185453176498413},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23521679639816284},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20356279611587524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18428733944892883},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.1756877601146698},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.16786321997642517},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15645748376846313},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.07570493221282959},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.06786942481994629},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.06234818696975708}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9514457583427429},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6876150369644165},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.6816506385803223},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6086722016334534},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.596281886100769},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5888299942016602},{"id":"https://openalex.org/C2909374376","wikidata":"https://www.wikidata.org/wiki/Q2726733","display_name":"Nanodevice","level":2,"score":0.5483126044273376},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5324344038963318},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5307263135910034},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.5229633450508118},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5027487277984619},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47918641567230225},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4180399477481842},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4100358486175537},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3312957286834717},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32185453176498413},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23521679639816284},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20356279611587524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18428733944892883},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.1756877601146698},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.16786321997642517},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15645748376846313},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.07570493221282959},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.06786942481994629},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.06234818696975708},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2816023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2816023","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2356872262","display_name":null,"funder_award_id":"MOST 106-2221-E-155-056","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G6401067954","display_name":null,"funder_award_id":"MOST 103-2221-E-007-125-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"},{"id":"https://openalex.org/G6946524204","display_name":null,"funder_award_id":"MOST 106-2221-E-007-111-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W174928017","https://openalex.org/W1986623396","https://openalex.org/W2004640050","https://openalex.org/W2016922062","https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2067472652","https://openalex.org/W2069418413","https://openalex.org/W2074865640","https://openalex.org/W2081729575","https://openalex.org/W2087103005","https://openalex.org/W2089597903","https://openalex.org/W2108343465","https://openalex.org/W2112181056","https://openalex.org/W2122148191","https://openalex.org/W2126856948","https://openalex.org/W2136091292","https://openalex.org/W2147894256","https://openalex.org/W2154478031","https://openalex.org/W2158369196","https://openalex.org/W2162651880","https://openalex.org/W2249304107","https://openalex.org/W2342387592","https://openalex.org/W2510983628","https://openalex.org/W2516467421","https://openalex.org/W2520142741","https://openalex.org/W2588164584","https://openalex.org/W2588565308","https://openalex.org/W3125648070","https://openalex.org/W3138283136","https://openalex.org/W4231924340","https://openalex.org/W4234966326","https://openalex.org/W6726435627"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W1792381030","https://openalex.org/W1966764473","https://openalex.org/W2082788688","https://openalex.org/W2789662562","https://openalex.org/W3129977055","https://openalex.org/W2146588118","https://openalex.org/W2619968078","https://openalex.org/W3046672745"],"abstract_inverted_index":{"Memristor,":[0],"which":[1],"is":[2,73],"a":[3,42,81,91,110,120],"two-terminal":[4],"nanodevice,":[5],"widely":[6],"used":[7,27],"in":[8,41,61,86,100],"various":[9],"fields,":[10],"e.g.,":[11],"machine":[12],"learning":[13],"and":[14,34,49,138],"neuromorphic":[15],"systems,":[16],"has":[17],"attracted":[18],"much":[19],"attention":[20],"these":[21],"years.":[22],"Memristor":[23],"can":[24,133],"also":[25],"be":[26,52],"to":[28,51,63,76,94],"realize":[29],"an":[30],"implication":[31,105],"logic":[32,36,44,83,102,106],"gate":[33],"thus":[35],"circuits.":[37],"However,":[38],"the":[39,58,64,68,78,97,130,146],"fanouts":[40],"memristor-based":[43,82,101],"circuit":[45],"have":[46],"some":[47],"constraints":[48],"need":[50],"processed":[53],"with":[54,96,145],"special":[55],"care.":[56],"On":[57],"other":[59],"hand,":[60],"addition":[62],"number":[65,69,112],"of":[66,70,80,113,122],"memristors,":[67],"operational":[71,114,136],"pulses":[72,137],"another":[74],"metric":[75],"measure":[77],"quality":[79],"circuit.":[84],"Hence,":[85],"this":[87],"paper,":[88],"we":[89],"propose":[90],"synthesis":[92],"algorithm":[93,132],"deal":[95],"fanout":[98],"problems":[99],"circuits":[103],"using":[104],"gates":[107],"for":[108],"having":[109],"minimal":[111],"pulses.":[115],"We":[116],"conducted":[117],"experiments":[118],"on":[119,142],"set":[121],"MCNC":[123],"benchmarks.":[124],"The":[125],"experimental":[126],"results":[127],"show":[128],"that":[129],"proposed":[131],"reduce":[134],"29%":[135],"36%":[139],"memristor":[140],"count":[141],"average":[143],"compared":[144],"state-of-the-art.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}