{"id":"https://openalex.org/W2796432244","doi":"https://doi.org/10.1109/tvlsi.2018.2810782","title":"Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic","display_name":"Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic","publication_year":2018,"publication_date":"2018-04-03","ids":{"openalex":"https://openalex.org/W2796432244","doi":"https://doi.org/10.1109/tvlsi.2018.2810782","mag":"2796432244"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2810782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2810782","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045606481","display_name":"Nahid Mirzaie","orcid":"https://orcid.org/0000-0002-1790-0529"},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nahid Mirzaie","raw_affiliation_strings":["Department of Electrical Engineering, Southern Methodist University, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068836235","display_name":"Ahmed Alzahmi","orcid":null},"institutions":[{"id":"https://openalex.org/I178169726","display_name":"Southern Methodist University","ror":"https://ror.org/042tdr378","country_code":"US","type":"education","lineage":["https://openalex.org/I178169726"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Alzahmi","raw_affiliation_strings":["Department of Electrical Engineering, Southern Methodist University, Dallas, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Southern Methodist University, Dallas, TX, USA","institution_ids":["https://openalex.org/I178169726"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043006053","display_name":"Hossein Shamsi","orcid":"https://orcid.org/0000-0002-4875-1992"},"institutions":[{"id":"https://openalex.org/I80543232","display_name":"K.N.Toosi University of Technology","ror":"https://ror.org/0433abe34","country_code":"IR","type":"education","lineage":["https://openalex.org/I80543232"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Shamsi","raw_affiliation_strings":["Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, K. N. Toosi University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I80543232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112395275","display_name":"Gyung-Su Byun","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyung-Su Byun","raw_affiliation_strings":["Department of Information and Communication Engineering, Inha University, Incheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information and Communication Engineering, Inha University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9166,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.75868136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"12","first_page":"2619","last_page":"2627"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7660626173019409},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5563482642173767},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.479398250579834},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42909106612205505},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39836692810058594},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3767395615577698},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37526169419288635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.320600688457489},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16161876916885376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1283772885799408}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7660626173019409},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5563482642173767},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.479398250579834},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42909106612205505},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39836692810058594},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3767395615577698},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37526169419288635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.320600688457489},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16161876916885376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1283772885799408},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2810782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2810782","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G5249402480","display_name":null,"funder_award_id":"NRF-2010-0020163","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1532980549","https://openalex.org/W1648307515","https://openalex.org/W1902300415","https://openalex.org/W1941414088","https://openalex.org/W1981237218","https://openalex.org/W1990928142","https://openalex.org/W1995969856","https://openalex.org/W2019061854","https://openalex.org/W2026089033","https://openalex.org/W2031326212","https://openalex.org/W2066280488","https://openalex.org/W2072302933","https://openalex.org/W2081729575","https://openalex.org/W2094024001","https://openalex.org/W2097559264","https://openalex.org/W2099745999","https://openalex.org/W2100516830","https://openalex.org/W2118035421","https://openalex.org/W2127083609","https://openalex.org/W2127201524","https://openalex.org/W2147938021","https://openalex.org/W2160837841","https://openalex.org/W2171856045","https://openalex.org/W2291623598","https://openalex.org/W2509808022","https://openalex.org/W2516808485","https://openalex.org/W2566103210","https://openalex.org/W2615706834","https://openalex.org/W2725910031","https://openalex.org/W2769224665","https://openalex.org/W3023540311","https://openalex.org/W4242887565","https://openalex.org/W6726144163","https://openalex.org/W6740544595"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106","https://openalex.org/W2901661247","https://openalex.org/W4312497944","https://openalex.org/W2789349722","https://openalex.org/W1984298705","https://openalex.org/W1985308002","https://openalex.org/W4247130854"],"abstract_inverted_index":{"High-performance,":[0],"low-power-consumption,":[1],"and":[2,59,90,100],"high-accuracy":[3],"analog-to-digital":[4],"converters":[5],"(ADCs)":[6],"with":[7,27,104],"a":[8,14,23,28,86],"compact":[9],"area":[10],"are":[11],"necessary":[12],"for":[13],"wide":[15],"range":[16],"of":[17,48,106],"current":[18],"applications.":[19],"This":[20],"paper":[21],"presents":[22],"pipeline":[24,81],"ADC":[25,82,109],"architecture":[26],"novel":[29],"3-D":[30,80],"clock":[31,101],"distribution":[32],"network":[33],"utilizing":[34],"through-silicon":[35],"via-induced":[36],"benefits.":[37],"It":[38],"also":[39],"implements":[40],"memristor":[41],"ratioed":[42],"logic":[43],"as":[44],"the":[45,56,74],"basic":[46],"elements":[47],"digital":[49],"error":[50],"correction":[51],"subblock":[52],"to":[53,72],"further":[54],"decrease":[55],"area,":[57,99],"delay,":[58],"power":[60],"consumption.":[61],"In":[62],"addition,":[63],"an":[64],"optimization":[65],"technique":[66],"using":[67],"computational":[68],"intelligence":[69],"is":[70,83],"applied":[71],"maximize":[73],"overall":[75],"system":[76],"performance.":[77],"The":[78],"proposed":[79],"designed":[84],"in":[85],"65-nm":[87],"CMOS":[88],"technology":[89],"shows":[91],"significant":[92],"improvement":[93],"regarding":[94],"dynamic":[95],"performance,":[96],"energy":[97],"efficiency,":[98],"accuracy":[102],"compared":[103],"that":[105],"conventional":[107],"2-D":[108],"designs.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}