{"id":"https://openalex.org/W2794888201","doi":"https://doi.org/10.1109/tvlsi.2018.2809961","title":"A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory","display_name":"A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory","publication_year":2018,"publication_date":"2018-03-29","ids":{"openalex":"https://openalex.org/W2794888201","doi":"https://doi.org/10.1109/tvlsi.2018.2809961","mag":"2794888201"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2809961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2809961","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061998199","display_name":"Xiaowei Chen","orcid":"https://orcid.org/0000-0002-2408-1488"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaowei Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010652488","display_name":"Seyed Alireza Pourbakhsh","orcid":"https://orcid.org/0000-0002-5045-9720"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seyed Alireza Pourbakhsh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084844391","display_name":"Jingyan Fu","orcid":"https://orcid.org/0000-0003-3017-4848"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingyan Fu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069728349","display_name":"Na Gong","orcid":"https://orcid.org/0000-0002-3297-7436"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Na Gong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043189989","display_name":"Jinhui Wang","orcid":"https://orcid.org/0000-0003-4731-8481"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jinhui Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA","institution_ids":["https://openalex.org/I57328836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5061998199"],"corresponding_institution_ids":["https://openalex.org/I57328836"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.4537258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"26","issue":"7","first_page":"1277","last_page":"1289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6225908994674683},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6151140332221985},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5860875248908997},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5256919860839844},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5040044188499451},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48055294156074524},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4363189935684204},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43193820118904114},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4262761175632477},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4206019341945648},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.41033902764320374},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33494964241981506},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3349069654941559},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28745537996292114}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6225908994674683},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6151140332221985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5860875248908997},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5256919860839844},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5040044188499451},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48055294156074524},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4363189935684204},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43193820118904114},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4262761175632477},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4206019341945648},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.41033902764320374},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33494964241981506},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3349069654941559},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28745537996292114},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2809961","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2809961","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3086469335","display_name":null,"funder_award_id":"CCF-1514780","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4318435734","display_name":null,"funder_award_id":"CNS-1628961","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W618969213","https://openalex.org/W636570934","https://openalex.org/W1502390497","https://openalex.org/W1893869882","https://openalex.org/W1960784767","https://openalex.org/W1979194489","https://openalex.org/W1988704452","https://openalex.org/W1993089791","https://openalex.org/W1998547487","https://openalex.org/W2000598796","https://openalex.org/W2002410918","https://openalex.org/W2003872487","https://openalex.org/W2017013043","https://openalex.org/W2021651623","https://openalex.org/W2023256572","https://openalex.org/W2026758407","https://openalex.org/W2028082191","https://openalex.org/W2037902260","https://openalex.org/W2043843580","https://openalex.org/W2054461765","https://openalex.org/W2055841712","https://openalex.org/W2071003187","https://openalex.org/W2071083787","https://openalex.org/W2075201066","https://openalex.org/W2080743003","https://openalex.org/W2082497518","https://openalex.org/W2096679936","https://openalex.org/W2111729217","https://openalex.org/W2116921278","https://openalex.org/W2121007654","https://openalex.org/W2129785295","https://openalex.org/W2131193257","https://openalex.org/W2140760996","https://openalex.org/W2141736089","https://openalex.org/W2155707315","https://openalex.org/W2157427983","https://openalex.org/W2158473722","https://openalex.org/W2160849628","https://openalex.org/W2164217202","https://openalex.org/W2168619695","https://openalex.org/W2336859452","https://openalex.org/W2511505695","https://openalex.org/W2534176115","https://openalex.org/W2539620363","https://openalex.org/W2558595324","https://openalex.org/W2594668392","https://openalex.org/W2610167993","https://openalex.org/W2618546898","https://openalex.org/W2901003967","https://openalex.org/W3105190227","https://openalex.org/W3139550494","https://openalex.org/W4230375614","https://openalex.org/W4249020130","https://openalex.org/W4250657101","https://openalex.org/W4250959541","https://openalex.org/W6677473765","https://openalex.org/W6680852635","https://openalex.org/W6681089294","https://openalex.org/W6725367473"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W2096437374","https://openalex.org/W1928481607","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W4244547561","https://openalex.org/W2035475131","https://openalex.org/W1481127065"],"abstract_inverted_index":{"Delay":[0],"units":[1,14,57],"play":[2],"an":[3],"important":[4],"role":[5],"in":[6,45,61],"bitline":[7],"design":[8],"for":[9,51],"on-chip":[10,47,68],"memory.":[11],"Traditional":[12],"delay":[13,32,56,106],"can":[15],"be":[16],"categorized":[17],"into":[18],"two":[19],"types:":[20],"passive":[21,36],"ones":[22],"and":[23,37,72,91,99],"active":[24,38],"ones.":[25],"In":[26],"this":[27],"paper,":[28],"a":[29,65],"novel":[30],"hybrid":[31],"unit":[33],"(combination":[34],"of":[35,64],"ones)":[39],"using":[40],"dummy":[41],"through-silicon":[42],"vias":[43],"(TSVs)":[44],"3-D":[46,67],"memory":[48,69],"is":[49],"proposed":[50],"modern":[52],"microprocessors.":[53],"Dummy":[54],"TSV":[55],"(DTDUs)":[58],"are":[59],"developed":[60],"multilevel":[62],"bitlines":[63],"128-kB":[66],"with":[70,81],"180-":[71],"45-nm":[73],"CMOS":[74],"technologies.":[75],"Experimental":[76],"results":[77],"show":[78],"that":[79],"DTDUs,":[80],"negligible":[82],"power":[83],"overhead,":[84],"have":[85],"higher":[86],"immunity":[87],"to":[88,104],"supply":[89],"voltage":[90],"process":[92],"variations":[93],"while":[94],"taking":[95],"less":[96],"silicon":[97],"area":[98],"enhancing":[100],"heat":[101],"dissipation,":[102],"compared":[103],"traditional":[105],"units.":[107]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}