{"id":"https://openalex.org/W2789902048","doi":"https://doi.org/10.1109/tvlsi.2018.2799951","title":"A 2M1M Crossbar Architecture: Memory","display_name":"A 2M1M Crossbar Architecture: Memory","publication_year":2018,"publication_date":"2018-02-14","ids":{"openalex":"https://openalex.org/W2789902048","doi":"https://doi.org/10.1109/tvlsi.2018.2799951","mag":"2789902048"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2799951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2799951","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024674056","display_name":"Mehri Teimoori","orcid":null},"institutions":[{"id":"https://openalex.org/I1187138","display_name":"Razi University","ror":"https://ror.org/02ynb0474","country_code":"IR","type":"education","lineage":["https://openalex.org/I1187138"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mehri Teimoori","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Razi University, Kermanshah, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Razi University, Kermanshah, Iran","institution_ids":["https://openalex.org/I1187138"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012864861","display_name":"Amirali Amirsoleimani","orcid":"https://orcid.org/0000-0001-5760-6861"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amirali Amirsoleimani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100833525","display_name":"Arash Ahmadi","orcid":"https://orcid.org/0000-0001-5094-5967"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Ahmadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024674056"],"corresponding_institution_ids":["https://openalex.org/I1187138"],"apc_list":null,"apc_paid":null,"fwci":1.8025,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.8558075,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"26","issue":"12","first_page":"2608","last_page":"2618"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7601330280303955},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6490013599395752},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.566846489906311},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.501734733581543},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5015122890472412},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48583313822746277},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4791780710220337},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47786659002304077},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46852582693099976},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4593323767185211},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4577755630016327},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45741480588912964},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4549753665924072},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.42791610956192017},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4127134680747986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3614409267902374},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2515507638454437},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12714532017707825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11769545078277588},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07664540410041809}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7601330280303955},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6490013599395752},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.566846489906311},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.501734733581543},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5015122890472412},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48583313822746277},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4791780710220337},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47786659002304077},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46852582693099976},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4593323767185211},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4577755630016327},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45741480588912964},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4549753665924072},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.42791610956192017},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4127134680747986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3614409267902374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2515507638454437},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12714532017707825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11769545078277588},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07664540410041809}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2799951","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2799951","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1497596014","https://openalex.org/W1549555905","https://openalex.org/W1969908552","https://openalex.org/W1973350439","https://openalex.org/W1977492474","https://openalex.org/W1986623396","https://openalex.org/W1995284765","https://openalex.org/W1997538750","https://openalex.org/W2018714706","https://openalex.org/W2030834420","https://openalex.org/W2031559328","https://openalex.org/W2044718031","https://openalex.org/W2056229294","https://openalex.org/W2064632620","https://openalex.org/W2080391538","https://openalex.org/W2085205847","https://openalex.org/W2104014444","https://openalex.org/W2106343578","https://openalex.org/W2112181056","https://openalex.org/W2112810750","https://openalex.org/W2113797443","https://openalex.org/W2116344741","https://openalex.org/W2119505425","https://openalex.org/W2127560512","https://openalex.org/W2129857517","https://openalex.org/W2143483829","https://openalex.org/W2149055332","https://openalex.org/W2149380925","https://openalex.org/W2162651880","https://openalex.org/W2170173782","https://openalex.org/W2603064927","https://openalex.org/W2616103332","https://openalex.org/W2737280394","https://openalex.org/W4232132130","https://openalex.org/W4253860821","https://openalex.org/W6642801916","https://openalex.org/W6675700424","https://openalex.org/W6677325608","https://openalex.org/W6736339276","https://openalex.org/W7034139361"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2742331047","https://openalex.org/W2898989424","https://openalex.org/W4238754064","https://openalex.org/W2087924605","https://openalex.org/W919907138","https://openalex.org/W1981423095","https://openalex.org/W4293159259","https://openalex.org/W1494152240","https://openalex.org/W3093911585"],"abstract_inverted_index":{"Memristor":[0],"crossbar":[1,25],"architectures":[2],"are":[3],"considered":[4],"as":[5,41,110],"one":[6,54],"of":[7,28,50,80,143,149,184],"the":[8,144],"most":[9],"promising":[10],"platforms":[11],"for":[12,95],"future":[13],"memory,":[14],"logic,":[15],"and":[16,30,53,77,98,116,174],"in-memory":[17,105],"computing":[18,106],"applications.":[19,100],"This":[20,70],"paper":[21,71],"presents":[22],"a":[23,35,42,59,92,111,180],"2M1M":[24,108],"architecture,":[26],"capable":[27],"memory":[29,37,47,97,112,145,187],"logic":[31,99],"applications,":[32],"based":[33],"on":[34],"transistor-less":[36],"cell,":[38],"which":[39,190],"behaves":[40],"switching":[43],"circuit.":[44],"The":[45],"proposed":[46],"cell":[48,146,188],"consists":[49],"two":[51],"access":[52,63,127],"target":[55],"memristors":[56,81],"that":[57],"utilize":[58],"gating":[60],"structure":[61,94,109],"by":[62],"devices":[64],"to":[65,103],"reduce":[66],"sneak":[67,181],"path":[68,182],"effect.":[69],"has":[72,179],"considerably":[73,192],"lower":[74,78,193],"wiring":[75,175],"density":[76,115,158],"number":[79],"per":[82,186],"bit":[83],"compared":[84,194],"with":[85,122,131,195],"its":[86,104,196],"peers.":[87,197],"Therefore,":[88],"it":[89,178],"can":[90],"be":[91],"suitable":[93],"high-density":[96],"In":[101,129],"addition":[102],"capabilities,":[107],"offers":[113],"higher":[114],"less":[117],"energy":[118,165],"consumption":[119,166],"in":[120,139,147],"comparison":[121,130],"conventional":[123],"CMOS-based":[124],"static":[125],"random":[126],"memory.":[128],"previous":[132],"works,":[133],"simulation":[134],"results":[135],"show":[136],"significant":[137],"improvements":[138],"basic":[140],"implementation":[141],"costs":[142],"terms":[148],"write":[150],"time":[151,155],"(1.11":[152],"ns),":[153],"read":[154],"(200":[156],"ps),":[157],"(80":[159],"Gb/cm":[160],"<sup":[161,170],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[162,171],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[163],"),":[164],"(23.2":[167],"\u00d7":[168],"10":[169],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">-3</sup>":[172],"fJ/bit),":[173],"complexity.":[176],"Also,":[177],"current":[183],"90-nA":[185],"operation":[189],"is":[191]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}