{"id":"https://openalex.org/W2791567389","doi":"https://doi.org/10.1109/tvlsi.2018.2797019","title":"Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test","display_name":"Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test","publication_year":2018,"publication_date":"2018-02-13","ids":{"openalex":"https://openalex.org/W2791567389","doi":"https://doi.org/10.1109/tvlsi.2018.2797019","mag":"2791567389"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2797019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2797019","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079601863","display_name":"Ujjwal Guin","orcid":"https://orcid.org/0000-0002-4819-8728"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ujjwal Guin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"],"raw_orcid":"https://orcid.org/0000-0002-4819-8728","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040545966","display_name":"Ziqi Zhou","orcid":"https://orcid.org/0000-0002-0861-1805"},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ziqi Zhou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5104362993","display_name":"Adit D. Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adit Singh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, USA","institution_ids":["https://openalex.org/I82497590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82497590"],"apc_list":null,"apc_paid":null,"fwci":12.6148,"has_fulltext":false,"cited_by_count":89,"citation_normalized_percentile":{"value":0.99294688,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"26","issue":"5","first_page":"818","last_page":"830"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9782999753952026,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/obfuscation","display_name":"Obfuscation","score":0.8351864218711853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5954110026359558},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5459453463554382},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.48147574067115784},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.43440788984298706},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4335308074951172},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.41728609800338745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36743807792663574},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.3344285488128662},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24954137206077576},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.1843332052230835}],"concepts":[{"id":"https://openalex.org/C40305131","wikidata":"https://www.wikidata.org/wiki/Q2616305","display_name":"Obfuscation","level":2,"score":0.8351864218711853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5954110026359558},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5459453463554382},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.48147574067115784},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.43440788984298706},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4335308074951172},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.41728609800338745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36743807792663574},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.3344285488128662},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24954137206077576},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.1843332052230835}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2797019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2797019","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6499999761581421}],"awards":[{"id":"https://openalex.org/G6095505792","display_name":"SHF: Small: Targeting Hazard Activated Faults to Improve Open Defect Coverage of Scan Delay Tests","funder_award_id":"1527049","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309904","display_name":"Auburn University","ror":"https://ror.org/02v80fc35"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":68,"referenced_works":["https://openalex.org/W117147670","https://openalex.org/W124944822","https://openalex.org/W1482046022","https://openalex.org/W1504027613","https://openalex.org/W1521839253","https://openalex.org/W1524250393","https://openalex.org/W1565539145","https://openalex.org/W1595368737","https://openalex.org/W1605172130","https://openalex.org/W1974113657","https://openalex.org/W1988381220","https://openalex.org/W1992964615","https://openalex.org/W2000171858","https://openalex.org/W2001802315","https://openalex.org/W2008819052","https://openalex.org/W2012725064","https://openalex.org/W2028522822","https://openalex.org/W2043949919","https://openalex.org/W2052353102","https://openalex.org/W2052421316","https://openalex.org/W2064541558","https://openalex.org/W2067276029","https://openalex.org/W2093439000","https://openalex.org/W2099101940","https://openalex.org/W2106409910","https://openalex.org/W2106722176","https://openalex.org/W2108987401","https://openalex.org/W2116374153","https://openalex.org/W2116388745","https://openalex.org/W2116590916","https://openalex.org/W2124954128","https://openalex.org/W2125491202","https://openalex.org/W2130351941","https://openalex.org/W2134454856","https://openalex.org/W2135211381","https://openalex.org/W2146832742","https://openalex.org/W2157661732","https://openalex.org/W2293877751","https://openalex.org/W2300806133","https://openalex.org/W2343475170","https://openalex.org/W2346502084","https://openalex.org/W2347054447","https://openalex.org/W2400748972","https://openalex.org/W2419784917","https://openalex.org/W2499445168","https://openalex.org/W2565747768","https://openalex.org/W2587958472","https://openalex.org/W2592134250","https://openalex.org/W2608329737","https://openalex.org/W2614714000","https://openalex.org/W2615060729","https://openalex.org/W2621333324","https://openalex.org/W2735921621","https://openalex.org/W2741711485","https://openalex.org/W2766393343","https://openalex.org/W3144121041","https://openalex.org/W3150532282","https://openalex.org/W4229759008","https://openalex.org/W4243195860","https://openalex.org/W6604745190","https://openalex.org/W6633762270","https://openalex.org/W6675797392","https://openalex.org/W6679357471","https://openalex.org/W6681477738","https://openalex.org/W6704965502","https://openalex.org/W6724703443","https://openalex.org/W6741134279","https://openalex.org/W6742287765"],"related_works":["https://openalex.org/W3186150091","https://openalex.org/W2759901721","https://openalex.org/W4321192641","https://openalex.org/W2566543615","https://openalex.org/W2911286527","https://openalex.org/W4311080747","https://openalex.org/W4230279121","https://openalex.org/W4378501452","https://openalex.org/W2957985992","https://openalex.org/W3088996813"],"abstract_inverted_index":{"Due":[0],"to":[1,15,80,113,144,149,184],"the":[2,47,67,70,88,94,122,141,147,161,164,167,189],"prohibitive":[3],"costs":[4],"of":[5,20,27,37,46,52,60,66,125,163,191],"semiconductor":[6],"manufacturing,":[7,86],"most":[8,19],"system-on-chip":[9],"design":[10,89,138,157,181],"companies":[11],"outsource":[12],"their":[13],"production":[14],"offshore":[16],"foundries.":[17],"As":[18],"these":[21],"devices":[22],"are":[23],"manufactured":[24],"in":[25,83,171],"environments":[26],"limited":[28],"trust":[29,82],"that":[30],"often":[31],"lack":[32],"appropriate":[33],"oversight,":[34],"a":[35,102,134,192],"number":[36],"different":[38,75],"threats":[39],"have":[40,73,110],"emerged.":[41],"These":[42],"include":[43],"unauthorized":[44],"overproduction":[45],"integrated":[48],"circuits":[49],"(ICs),":[50],"sale":[51],"out-of-specification/rejected":[53],"ICs":[54],"discarded":[55],"by":[56,92,100],"manufacturing":[57,169],"tests,":[58],"piracy":[59],"intellectual":[61],"property,":[62],"and":[63,77,97,119,127,177],"reverse":[64],"engineering":[65],"designs.":[68],"Over":[69],"years,":[71],"researchers":[72],"proposed":[74,180],"metering":[76,126],"obfuscation":[78,104,117],"techniques":[79],"enable":[81],"outsourced":[84],"IC":[85],"where":[87],"is":[90,182],"obfuscated":[91],"modifying":[93],"underlying":[95],"functionality":[96],"only":[98],"activated":[99],"using":[101],"secure":[103,136],"key.":[105],"However,":[106],"Boolean":[107],"satisfiability-based":[108],"algorithms":[109],"been":[111],"shown":[112],"efficiently":[114],"break":[115],"key-based":[116],"methods,":[118],"thus":[120],"circumvent":[121],"primary":[123],"objectives":[124],"obfuscation.":[128],"In":[129],"this":[130],"paper,":[131],"we":[132],"present":[133],"novel":[135],"cell":[137],"for":[139],"implementing":[140],"design-for-security":[142],"infrastructure":[143],"prevent":[145],"leaking":[146],"key":[148],"an":[150],"adversary":[151],"under":[152],"any":[153,172],"circumstances.":[154],"Importantly,":[155],"our":[156],"does":[158],"not":[159],"limit":[160],"testability":[162],"chip":[165],"during":[166],"normal":[168],"flow":[170],"way,":[173],"including":[174],"postsilicon":[175],"validation":[176],"debug.":[178],"Our":[179],"resistant":[183],"various":[185],"known":[186],"attacks":[187],"at":[188],"cost":[190],"very":[193],"little":[194],"(<;":[195],"1%)":[196],"area":[197],"overhead.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":15},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":25},{"year":2019,"cited_by_count":18}],"updated_date":"2026-08-06T08:24:18.245995","created_date":"2025-10-10T00:00:00"}