{"id":"https://openalex.org/W2792583625","doi":"https://doi.org/10.1109/tvlsi.2018.2794763","title":"An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits","display_name":"An Electrical Model for Nanometer CMOS Device Stress Effect in Design and Simulation of Analog Reference Circuits","publication_year":2018,"publication_date":"2018-02-02","ids":{"openalex":"https://openalex.org/W2792583625","doi":"https://doi.org/10.1109/tvlsi.2018.2794763","mag":"2792583625"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2794763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2794763","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100665335","display_name":"Dong Wang","orcid":"https://orcid.org/0000-0002-8854-9203"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Dong Wang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological university,Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological university,Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083943085","display_name":"P.K. Chan","orcid":"https://orcid.org/0000-0002-9205-0819"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Pak Kwong Chan","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","School of Electrical and Electronic Engineering, Nanyang Technological university,Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological university,Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100665335"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2179,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.49985999,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"26","issue":"5","first_page":"958","last_page":"968"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8144912719726562},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7825850248336792},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6988774538040161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6354455947875977},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5945147275924683},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5664317011833191},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.48711299896240234},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4810640811920166},{"id":"https://openalex.org/keywords/shallow-trench-isolation","display_name":"Shallow trench isolation","score":0.4136955142021179},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39927899837493896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3784705400466919},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3036753535270691},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3009790778160095},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.22365960478782654},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22130465507507324}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8144912719726562},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7825850248336792},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6988774538040161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6354455947875977},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5945147275924683},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5664317011833191},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.48711299896240234},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4810640811920166},{"id":"https://openalex.org/C105066941","wikidata":"https://www.wikidata.org/wiki/Q1424524","display_name":"Shallow trench isolation","level":4,"score":0.4136955142021179},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39927899837493896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3784705400466919},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3036753535270691},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3009790778160095},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.22365960478782654},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22130465507507324},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2794763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2794763","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320766","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302"},{"id":"https://openalex.org/F4320322410","display_name":"MediaTek","ror":"https://ror.org/05g9jck81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W22802530","https://openalex.org/W655609028","https://openalex.org/W1509137714","https://openalex.org/W1548813579","https://openalex.org/W1685139098","https://openalex.org/W1873200617","https://openalex.org/W1894119916","https://openalex.org/W1972687534","https://openalex.org/W1975885381","https://openalex.org/W1976454520","https://openalex.org/W1998168457","https://openalex.org/W2002257666","https://openalex.org/W2009846273","https://openalex.org/W2014617689","https://openalex.org/W2015289250","https://openalex.org/W2021848869","https://openalex.org/W2070768625","https://openalex.org/W2097812282","https://openalex.org/W2099012702","https://openalex.org/W2100884184","https://openalex.org/W2104728225","https://openalex.org/W2106388587","https://openalex.org/W2107271589","https://openalex.org/W2109320948","https://openalex.org/W2110033475","https://openalex.org/W2117324805","https://openalex.org/W2118456109","https://openalex.org/W2120475991","https://openalex.org/W2123149200","https://openalex.org/W2128613910","https://openalex.org/W2132846136","https://openalex.org/W2138498855","https://openalex.org/W2140281076","https://openalex.org/W2140823559","https://openalex.org/W2143770383","https://openalex.org/W2151269391","https://openalex.org/W2154606117","https://openalex.org/W2160509435","https://openalex.org/W2160949143","https://openalex.org/W2171197391","https://openalex.org/W2275079710","https://openalex.org/W2307829466","https://openalex.org/W2478637061","https://openalex.org/W2536505949","https://openalex.org/W2536698305","https://openalex.org/W2564437568","https://openalex.org/W2566193534","https://openalex.org/W2577762902","https://openalex.org/W3140034169","https://openalex.org/W4240636578","https://openalex.org/W4246830294","https://openalex.org/W4285719527","https://openalex.org/W6600880557","https://openalex.org/W6675978924","https://openalex.org/W6680495072","https://openalex.org/W6694910817","https://openalex.org/W6728563093"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2130063349","https://openalex.org/W2526810544","https://openalex.org/W2140166667","https://openalex.org/W1967131664","https://openalex.org/W2109041168","https://openalex.org/W2163800534","https://openalex.org/W1994963103"],"abstract_inverted_index":{"This":[0,115],"paper":[1],"presents":[2],"a":[3,41,85,98],"new":[4],"electrical-based":[5],"stress":[6,11,30],"model":[7,39,68,103,125],"that":[8,128],"addresses":[9],"the":[10,14,20,27,48,55,74,93,102,107,111,118,121,124,129,137,146],"effect":[12],"in":[13,26,35,84,145],"nanometer":[15],"CMOS":[16,88],"devices.":[17],"As":[18],"such,":[19],"electrical":[21],"performance":[22],"of":[23,29,57,110,120],"analog":[24,75],"circuits":[25,80],"presence":[28],"can":[31,132],"be":[32,133],"better":[33],"predicted":[34,104],"statistical":[36],"simulations.":[37],"The":[38,66],"provides":[40],"random":[42,51],"stress-induced":[43,130],"offset.":[44],"It":[45],"relies":[46],"on":[47,92],"current-resistance":[49],"product-based":[50],"generators,":[52],"which":[53,81],"have":[54],"feature":[56],"Gaussian":[58],"distribution,":[59],"for":[60],"nMOS":[61],"and":[62,71,77,106],"pMOS":[63],"devices,":[64],"respectively.":[65],"proposed":[67],"is":[69,97,143],"simulated":[70],"validated":[72],"through":[73],"voltage":[76],"current":[78],"reference":[79,113,147],"are":[82],"realized":[83],"UMC":[86],"65-nm":[87],"process":[89],"technology.":[90],"Based":[91],"comparison":[94],"results,":[95],"there":[96],"good":[99],"correlation":[100],"between":[101],"results":[105,109],"measured":[108],"stated":[112],"circuits.":[114],"has":[116,126],"demonstrated":[117],"effectiveness":[119],"model.":[122],"Finally,":[123],"confirmed":[127],"offset":[131],"significantly":[134],"reduced":[135],"if":[136],"simplified":[138],"dynamic":[139],"element":[140],"matching":[141],"technique":[142],"applied":[144],"circuit":[148],"design.":[149]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}