{"id":"https://openalex.org/W2789662562","doi":"https://doi.org/10.1109/tvlsi.2018.2791625","title":"Configurable Logic Operations Using Hybrid CRS-CMOS Cells","display_name":"Configurable Logic Operations Using Hybrid CRS-CMOS Cells","publication_year":2018,"publication_date":"2018-01-25","ids":{"openalex":"https://openalex.org/W2789662562","doi":"https://doi.org/10.1109/tvlsi.2018.2791625","mag":"2789662562"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2791625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791625","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100459915","display_name":"Xiaoping Wang","orcid":"https://orcid.org/0000-0002-4909-8286"},"institutions":[{"id":"https://openalex.org/I1327237609","display_name":"Ministry of Education of the People's Republic of China","ror":"https://ror.org/01mv9t934","country_code":"CN","type":"funder","lineage":["https://openalex.org/I1327237609","https://openalex.org/I4210127390"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoping Wang","raw_affiliation_strings":["Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China","institution_ids":["https://openalex.org/I1327237609"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100424110","display_name":"Shuai Li","orcid":"https://orcid.org/0000-0002-8349-2674"},"institutions":[{"id":"https://openalex.org/I1327237609","display_name":"Ministry of Education of the People's Republic of China","ror":"https://ror.org/01mv9t934","country_code":"CN","type":"funder","lineage":["https://openalex.org/I1327237609","https://openalex.org/I4210127390"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuai Li","raw_affiliation_strings":["Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China","institution_ids":["https://openalex.org/I1327237609"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081245089","display_name":"Zhigang Zeng","orcid":"https://orcid.org/0000-0003-4587-3588"},"institutions":[{"id":"https://openalex.org/I1327237609","display_name":"Ministry of Education of the People's Republic of China","ror":"https://ror.org/01mv9t934","country_code":"CN","type":"funder","lineage":["https://openalex.org/I1327237609","https://openalex.org/I4210127390"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Zeng","raw_affiliation_strings":["Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Image Processing and Intelligent Control of Education Ministry of China, Wuhan, China","institution_ids":["https://openalex.org/I1327237609"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100459915"],"corresponding_institution_ids":["https://openalex.org/I1327237609"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5459942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":"12","first_page":"2641","last_page":"2647"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.8366069793701172},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.8115291595458984},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7857382297515869},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7084962725639343},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.672757625579834},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6547673344612122},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.6414936184883118},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5928335189819336},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5896194577217102},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.536639928817749},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5313950777053833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5278002023696899},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.52106112241745},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5047866106033325},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.47582200169563293},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.43072766065597534},{"id":"https://openalex.org/keywords/nor-gate","display_name":"NOR gate","score":0.4157341718673706},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.34783127903938293},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3208425045013428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28060096502304077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24940350651741028}],"concepts":[{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.8366069793701172},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.8115291595458984},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7857382297515869},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7084962725639343},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.672757625579834},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6547673344612122},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.6414936184883118},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5928335189819336},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5896194577217102},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.536639928817749},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5313950777053833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5278002023696899},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.52106112241745},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5047866106033325},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.47582200169563293},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.43072766065597534},{"id":"https://openalex.org/C126445297","wikidata":"https://www.wikidata.org/wiki/Q8065380","display_name":"NOR gate","level":4,"score":0.4157341718673706},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.34783127903938293},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3208425045013428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28060096502304077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24940350651741028}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2791625","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791625","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3035389536","display_name":null,"funder_award_id":"61374150","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1484829657","https://openalex.org/W1966279059","https://openalex.org/W1972247155","https://openalex.org/W2018840190","https://openalex.org/W2025674646","https://openalex.org/W2036687738","https://openalex.org/W2039570123","https://openalex.org/W2059441802","https://openalex.org/W2064756415","https://openalex.org/W2066280488","https://openalex.org/W2072804543","https://openalex.org/W2074381403","https://openalex.org/W2081729575","https://openalex.org/W2112181056","https://openalex.org/W2126856948","https://openalex.org/W2143483829","https://openalex.org/W2162651880","https://openalex.org/W2164577583","https://openalex.org/W2170095368","https://openalex.org/W2248506981","https://openalex.org/W2331904682","https://openalex.org/W2335248059","https://openalex.org/W2343000015","https://openalex.org/W2345280790","https://openalex.org/W2407339173","https://openalex.org/W2562369931","https://openalex.org/W2597468948","https://openalex.org/W2760452677","https://openalex.org/W6668663658"],"related_works":["https://openalex.org/W2565020286","https://openalex.org/W1908137878","https://openalex.org/W3210322980","https://openalex.org/W2774143721","https://openalex.org/W2619968078","https://openalex.org/W2997751809","https://openalex.org/W4226211266","https://openalex.org/W2791832526","https://openalex.org/W4367312965","https://openalex.org/W2101829379"],"abstract_inverted_index":{"Memristors":[0],"have":[1],"recently":[2],"begun":[3],"to":[4,56],"be":[5],"explored":[6],"in":[7],"logic":[8,24,32,49,53,60],"operations.":[9],"In":[10],"this":[11],"paper,":[12],"a":[13],"compact":[14],"scheme":[15],"using":[16],"complementary":[17],"resistive":[18],"switching":[19],"(CRS)-CMOS":[20],"cells":[21],"(CCCs)":[22],"for":[23,67],"operations":[25],"and":[26,40,50],"data":[27],"storage":[28],"is":[29],"proposed.":[30],"Several":[31],"operations,":[33],"including":[34],"IMPLY,":[35],"IMPLY-AND,":[36],"AND,":[37],"NAND,":[38],"OR,":[39],"NOR,":[41],"are":[42,54],"realized":[43],"with":[44,63],"CCCs.":[45],"Then":[46],"the":[47,51,58],"AND-OR":[48],"OR-AND":[52],"presented":[55],"realize":[57],"programmable":[59],"arrays":[61],"built":[62],"CCCs,":[64],"providing":[65],"opportunities":[66],"memristor-CMOS":[68],"integrated":[69],"circuits.":[70]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}