{"id":"https://openalex.org/W2790902653","doi":"https://doi.org/10.1109/tvlsi.2018.2791528","title":"Current Optimized Coset Coding for Efficient RRAM Programming","display_name":"Current Optimized Coset Coding for Efficient RRAM Programming","publication_year":2018,"publication_date":"2018-01-25","ids":{"openalex":"https://openalex.org/W2790902653","doi":"https://doi.org/10.1109/tvlsi.2018.2791528","mag":"2790902653"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2791528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791528","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007153964","display_name":"Supriya Chakraborty","orcid":"https://orcid.org/0000-0001-8890-5223"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Supriya Chakraborty","raw_affiliation_strings":["Department of Electrical Engineering, IIT Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046724450","display_name":"Tinish Bhattacharya","orcid":"https://orcid.org/0000-0003-4591-6277"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tinish Bhattacharya","raw_affiliation_strings":["Department of Electrical Engineering, IIT Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008011360","display_name":"Manan Suri","orcid":"https://orcid.org/0000-0003-1417-3570"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manan Suri","raw_affiliation_strings":["Department of Electrical Engineering, IIT Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007153964"],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44929827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"26","issue":"5","first_page":"1000","last_page":"1004"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8155518770217896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6541240215301514},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5750870704650879},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.5321483016014099},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.4424772262573242},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43010690808296204},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.41226714849472046},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36812347173690796},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.344199538230896},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2826045751571655},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23852422833442688},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23091977834701538},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16294845938682556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1528894007205963}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8155518770217896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6541240215301514},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5750870704650879},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.5321483016014099},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.4424772262573242},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43010690808296204},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.41226714849472046},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36812347173690796},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.344199538230896},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2826045751571655},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23852422833442688},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23091977834701538},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16294845938682556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1528894007205963},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2791528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791528","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1578407958","https://openalex.org/W1965770653","https://openalex.org/W1983725501","https://openalex.org/W1995363833","https://openalex.org/W2000330909","https://openalex.org/W2027818595","https://openalex.org/W2036899386","https://openalex.org/W2046416931","https://openalex.org/W2046785432","https://openalex.org/W2053376043","https://openalex.org/W2133319446","https://openalex.org/W2148274083","https://openalex.org/W2165406488","https://openalex.org/W2166631802","https://openalex.org/W2345165652","https://openalex.org/W2410132916","https://openalex.org/W2436030977","https://openalex.org/W2528411015","https://openalex.org/W2621956596","https://openalex.org/W2761505271","https://openalex.org/W4256225545"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2007070351","https://openalex.org/W2033811947","https://openalex.org/W2183989414","https://openalex.org/W1551399929","https://openalex.org/W2038212394","https://openalex.org/W989761102","https://openalex.org/W2104937488","https://openalex.org/W2533127403","https://openalex.org/W2026315001"],"abstract_inverted_index":{"Emerging":[0],"nonvolatile":[1],"memory":[2,15,28],"technology":[3,29,112],"based":[4],"on":[5],"resistive":[6],"switching":[7,61,88],"random":[8,13,133],"access":[9,14],"memory,":[10],"especially":[11],"conductive-bridge":[12],"(CBRAM),":[16],"has":[17],"become":[18],"a":[19,93],"proficient":[20],"contender":[21],"for":[22,69,83,113],"the":[23,38,79,104,111,120],"replacement":[24],"of":[25,43,47,110,119,128,132],"charge-based":[26],"Hash":[27],"in":[30,54,77,130],"certain":[31],"applications.":[32],"In":[33],"this":[34],"brief,":[35],"we":[36],"present":[37],"detailed":[39],"characterization":[40],"and":[41,66],"analysis":[42],"programming":[44,80,114],"current":[45,56,81,97,107,115,126],"consumption":[46,57,82,108],"CBRAM":[48],"chips.":[49],"We":[50,74,90],"found":[51],"that":[52],"trends":[53],"write":[55],"specific":[58,84],"to":[59],"bit":[60],"order":[62],"exist,":[63],"with":[64],"local":[65],"global":[67],"minima":[68],"2-":[70,85],"or":[71,86],"3-bit":[72,87],"switching.":[73],"further":[75],"characterized":[76],"detail,":[78],"combinations.":[89],"then":[91],"propose":[92],"new":[94],"encoding":[95],"algorithm:":[96],"optimized":[98],"coset":[99],"coding":[100],"(CoCC),":[101],"which":[102],"exploits":[103],"observed":[105],"unique":[106],"signatures":[109],"minimization.":[116],"Experimental":[117],"validation":[118],"proposed":[121],"algorithm":[122],"showed":[123],"an":[124],"overall":[125],"reduction":[127],"~6%":[129],"case":[131],"data-write":[134],"cycling":[135],"experiments.":[136]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}