{"id":"https://openalex.org/W2790666456","doi":"https://doi.org/10.1109/tvlsi.2018.2791462","title":"High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure","display_name":"High Dynamic Performance Current-Steering DAC Design With Nested-Segment Structure","publication_year":2018,"publication_date":"2018-01-25","ids":{"openalex":"https://openalex.org/W2790666456","doi":"https://doi.org/10.1109/tvlsi.2018.2791462","mag":"2790666456"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2018.2791462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791462","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062269789","display_name":"Wei Mao","orcid":"https://orcid.org/0000-0003-2527-6778"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Wei Mao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":"https://orcid.org/0000-0003-2527-6778","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100764158","display_name":"Yongfu Li","orcid":"https://orcid.org/0000-0002-6322-8614"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yongfu Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-6322-8614","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073001289","display_name":"Chun-Huat Heng","orcid":"https://orcid.org/0000-0002-5696-8403"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chun-Huat Heng","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-5696-8403","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061924587","display_name":"Yong Lian","orcid":"https://orcid.org/0000-0002-5289-5219"},"institutions":[{"id":"https://openalex.org/I192455969","display_name":"York University","ror":"https://ror.org/05fq50484","country_code":"CA","type":"education","lineage":["https://openalex.org/I192455969"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yong Lian","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, York University, Toronto, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-5289-5219","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, York University, Toronto, ON, Canada","institution_ids":["https://openalex.org/I192455969"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5062269789"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":3.0086,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.9129627,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"26","issue":"5","first_page":"995","last_page":"999"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9666281938552856},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.7402300834655762},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.6785023212432861},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6119317412376404},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.5371482968330383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5066412091255188},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.47338905930519104},{"id":"https://openalex.org/keywords/high-dynamic-range","display_name":"High dynamic range","score":0.46787330508232117},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.41792789101600647},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27889156341552734},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.27870768308639526},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.23565849661827087},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18348273634910583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16331741213798523}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9666281938552856},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.7402300834655762},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.6785023212432861},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6119317412376404},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.5371482968330383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5066412091255188},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.47338905930519104},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.46787330508232117},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.41792789101600647},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27889156341552734},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27870768308639526},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.23565849661827087},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18348273634910583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16331741213798523}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2018.2791462","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2018.2791462","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5299999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2018059018","https://openalex.org/W2048697158","https://openalex.org/W2051765321","https://openalex.org/W2105350683","https://openalex.org/W2105510174","https://openalex.org/W2107876553","https://openalex.org/W2152259556","https://openalex.org/W2165580659","https://openalex.org/W2176122793","https://openalex.org/W2282957741"],"related_works":["https://openalex.org/W2896282852","https://openalex.org/W2278056556","https://openalex.org/W2139520010","https://openalex.org/W2025217054","https://openalex.org/W3090646127","https://openalex.org/W2027800196","https://openalex.org/W2019115495","https://openalex.org/W2352379926","https://openalex.org/W2074089090","https://openalex.org/W2188360899"],"abstract_inverted_index":{"Dynamic":[0],"performance":[1,33,88],"of":[2,104,119],"the":[3,12,25,31,38,43,60,65,74,83,91,107,120,123,134,148],"current-steering":[4],"digital-to-analog":[5],"converter":[6],"(DAC)":[7],"is":[8,35,56],"mainly":[9],"affected":[10],"by":[11,37,73],"mismatch-induced":[13],"nonlinearity.":[14],"Dynamic-element-matching":[15],"(DEM)":[16],"method":[17],"has":[18],"been":[19],"widely":[20],"employed":[21],"to":[22,58,171],"effectively":[23],"improve":[24,59],"amplitude":[26],"and":[27,109,165],"timing":[28],"mismatches.":[29],"However,":[30],"maximum":[32],"improvement":[34,89,98,168],"constrained":[36],"conventional":[39,75,114],"separate-segment":[40],"structure":[41,55],"for":[42],"current":[44],"source":[45],"array.":[46],"In":[47,117],"this":[48],"brief,":[49],"a":[50],"DEM":[51,76,136],"DAC":[52,85,152],"with":[53,64,90,106,133],"nested-segment":[54],"proposed":[57,84,124,149],"mismatch":[61],"performance.":[62,142],"Compared":[63],"best":[66],"spurious-free":[67],"dynamic":[68,141],"range":[69],"(SFDR)":[70],"values":[71],"obtained":[72],"DACs,":[77,137],"Monte":[78],"Carlo":[79],"simulations":[80],"demonstrate":[81],"that":[82,159],"achieves":[86],"higher":[87],"same":[92],"MSB":[93,101],"bit":[94,102],"width.":[95],"The":[96],"largest":[97],"occurs":[99],"at":[100,127,174],"width":[103],"3":[105],"6.95-":[108],"4.68-dB":[110],"gain":[111],"over":[112],"two":[113],"designs,":[115],"respectively.":[116],"terms":[118],"digital":[121],"complexity,":[122],"architecture":[125],"employs":[126],"least":[128],"2.7\u00d7":[129],"fewer":[130],"multiplexers":[131],"compared":[132],"reported":[135],"while":[138],"achieving":[139],"comparable":[140],"Fabricated":[143],"in":[144],"130-nm":[145],"CMOS":[146],"process,":[147],"12-bit":[150],"100-MS/s":[151],"occupies":[153],"0.21":[154],"mm2.":[155],"Measurement":[156],"results":[157],"show":[158],"1.9\u00d7":[160],"integral":[161],"nonlinearity":[162],"reduction":[163],"ratio":[164],"15.5-dB":[166],"SFDR":[167],"from":[169],"46.6":[170],"62.1":[172],"dB":[173],"near":[175],"Nyquist":[176],"frequency":[177],"are":[178],"achieved.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":6}],"updated_date":"2026-05-21T09:19:25.381259","created_date":"2025-10-10T00:00:00"}